

Micropower Sampling 12-Bit A/D Converters In SO-8 Packages

 ✓
 Aug. 2, 1994

FEATURES

- 12-Bit Resolution
- 8-Pin SOIC Plastic Package
- Low Cost
- Low Supply Current: 250 μ A Typ.
- Auto Shutdown to 1nA Typ.
- Guaranteed $\pm 3/4$ LSB Max DNL
- Single Supply 5V to 9V Operation
- On-Chip Sample-and-Hold
- 60 μ s Conversion Time
- Sampling Rates:
 - 12.5 ksps (LTC1286)
 - 11.1 ksps (LTC1298)
- I/O Compatible with SPI, Microwire, etc.
- Differential Inputs (LTC1286)
- 2-Channel MUX (LTC1298)
- 3V Versions Available: LTC1285/LTC1288

APPLICATIONS

- Battery-Operated Systems
- Remote Data Acquisition
- Battery Monitoring
- Handheld Terminal Interface
- Temperature Measurement
- Isolated Data Acquisition

DESCRIPTION


The LTC1286/LTC1298 are micropower, 12-bit, successive approximation sampling A/D converters. They typically draw only 250 μ A of supply current when converting and automatically power down to a typical supply current of 1nA whenever they are not performing conversions. They are packaged in 8-pin SO packages and operate on 5V to 9V supplies. These 12-bit, switched-capacitor, successive approximation ADCs include sample-and-holds. The LTC1286 has a single differential analog input. The LTC1298 offers a software selectable 2-channel MUX.

On-chip serial ports allow efficient data transfer to a wide range of microprocessors and microcontrollers over three wires. This, coupled with micropower consumption, makes remote location possible and facilitates transmitting data through isolation barriers.


These circuits can be used in ratiometric applications or with an external reference. The high impedance analog inputs and the ability to operate with reduced spans (to 1.5V full scale) allow direct connection to sensors and transducers in many applications, eliminating the need for gain stages.

TYPICAL APPLICATIONS

25 μ W, SO-8 Package, 12-Bit ADC
Samples at 200kHz and Runs Off a 5V Supply



Supply Current vs Sample Rate



ABSOLUTE MAXIMUM RATINGS (Notes 1 and 2)

| | | | |
|--|--------------------------|---|----------------|
| Supply Voltage (V_{CC}) to GND | 12V | Power Dissipation | 500mW |
| Voltage | | Operating Temperature Range | |
| Analog and Reference | -0.3V to $V_{CC} + 0.3V$ | LTC1286C/LTC1298C | 0°C to 70°C |
| Digital Inputs | -0.3V to 12V | LTC1286I/LTC1298I | -40°C to 85°C |
| Digital Output | -0.3V to $V_{CC} + 0.3V$ | Storage Temperature Range | -65°C to 150°C |
| | | Lead Temperature (Soldering, 10 sec.) | 300°C |

PACKAGE/ORDER INFORMATION

| | | | |
|---|---|--|--|
| <p>TOP VIEW</p> <p>N8 PACKAGE 8-LEAD PLASTIC DIP $T_{JMAX} = 150^{\circ}C, \theta_{JA} = 130^{\circ}C/W$</p> | <p>ORDER PART NUMBER</p> <p>LTC1286CN8 LTC1286IN8</p> | <p>TOP VIEW</p> <p>S8 PACKAGE 8-LEAD PLASTIC SOIC $T_{JMAX} = 150^{\circ}C, \theta_{JA} = 175^{\circ}C/W$</p> | <p>ORDER PART NUMBER</p> <p>LTC1286CS8 LTC1286IS8</p> <p>PART MARKING</p> <p>1286C 1286I</p> |
| <p>TOP VIEW</p> <p>N8 PACKAGE 8-LEAD PLASTIC DIP $T_{JMAX} = 150^{\circ}C, \theta_{JA} = 130^{\circ}C/W$</p> | <p>ORDER PART NUMBER</p> <p>LTC1298CN8 LTC1298IN8</p> | <p>TOP VIEW</p> <p>S8 PACKAGE 8-LEAD PLASTIC SOIC $T_{JMAX} = 150^{\circ}C, \theta_{JA} = 175^{\circ}C/W$</p> | <p>ORDER PART NUMBER</p> <p>LTC1298CS8 LTC1298IS8</p> <p>PART MARKING</p> <p>1298C 1298I</p> |

Consult factory for military grade parts.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------|--|--|------------|----------|------------|--------------------|
| V_{CC} | Supply Voltage (Note 3) | LTC1286 LTC1298 | 4.5 4.5 | | 9.0 5.5 | V V |
| f_{CLK} | Clock Frequency | $V_{CC} = 5V$ | | (Note 4) | 200 | kHz |
| t_{CYC} | Total Cycle Time | LTC1286, $f_{CLK} = 200kHz$ LTC1298, $f_{CLK} = 200kHz$ | 80 90 | | | μs μs |
| t_{hDI} | Hold Time, D_{IN} After $CLK\uparrow$ | $V_{CC} = 5V$ | 150 | | | ns |
| t_{suCS} | Setup Time $\overline{CS}\downarrow$ Before First $CLK\uparrow$ (See Operating Sequence) | LTC1286, $V_{CC} = 5V$ LTC1298, $V_{CC} = 5V$ | 2 2 | | | μs μs |
| t_{suDI} | Setup Time, D_{IN} Stable Before $CLK\uparrow$ | $V_{CC} = 5V$ | 400 | | | ns |
| t_{WHCLK} | CLK High Time | $V_{CC} = 5V$ | 2 | | | μs |
| t_{WLCLK} | CLK Low Time | $V_{CC} = 5V$ | 2 | | | μs |
| t_{WHCS} | \overline{CS} High Time Between Data Transfer Cycles | $V_{CC} = 5V$ | 2 | | | μs |
| t_{WLCS} | \overline{CS} Low Time During Data Transfer | LTC1286, $f_{CLK} = 200kHz$ LTC1298, $f_{CLK} = 200kHz$ | 75 85 | | | μs μs |

CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 5)

| PARAMETER | CONDITIONS | LTC1286 | | | LTC1298 | | | UNITS |
|--|-----------------------------|---------|----------------------------|------|---------|------|------|-------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Resolution (No Missing Codes) | ● | 12 | | | 12 | | | Bits |
| Integral Linearity Error | (Note 6) | ● | ±3/4 | ±2 | ● | ±3/4 | ±2 | LSB |
| Differential Linearity Error | | ● | ±1/4 | ±3/4 | ● | ±1/4 | ±3/4 | LSB |
| Offset Error | | ● | 3/4 | ±3 | ● | 3/4 | ±3 | LSB |
| Gain Error | | ● | ±2 | ±8 | ● | ±2 | ±8 | LSB |
| Analog Input Range | (Note 7 and 8) | ● | -0.05V to $V_{CC} + 0.05V$ | | | | | V |
| REF Input Range (LTC1286) | $4.5 \leq V_{CC} \leq 5.5V$ | | 1.5V to $V_{CC} + 0.05V$ | | | | | V |
| (Notes 7, 8, and 9) | $5.5V < V_{CC} \leq 9V$ | | 1.5V to 5.55V | | | | | V |
| Analog Input Leakage Current (Note 10) | | ● | ±1 | | | ±1 | | µA |

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------|--------------------------------------|--|-----|-------|------|-------|
| V_{IH} | High Level Input Voltage | $V_{CC} = 5.25V$ | ● | 2 | | V |
| V_{iL} | Low Level Input Voltage | $V_{CC} = 4.75V$ | ● | 0.8 | | V |
| I_{IH} | High Level Input Current | $V_{IN} = V_{CC}$ | ● | 2.5 | | µA |
| I_{iL} | Low Level Input Current | $V_{IN} = 0V$ | ● | -2.5 | | µA |
| V_{OH} | High Level Output Voltage | $V_{CC} = 4.75V, I_O = 10\mu A$ | ● | 4.0 | 4.64 | V |
| | | $V_{CC} = 4.75V, I_O = 360\mu A$ | ● | 2.4 | 4.62 | V |
| V_{OL} | Low Level Output Voltage | $V_{CC} = 4.75V, I_O = 1.6mA$ | ● | 0.4 | | V |
| I_{OZ} | Hi-Z Output Leakage | $\overline{CS} = High$ | ● | ±3 | | µA |
| I_{SOURCE} | Output Source Current | $V_{OUT} = 0V$ | | -25 | | mA |
| I_{SINK} | Output Sink Current | $V_{OUT} = V_{CC}$ | | 45 | | mA |
| R_{REF} | Reference Input Resistance (LTC1286) | $\overline{CS} = V_{CC}$ | | 5000 | | MΩ |
| | | $\overline{CS} = GND$ | | 55 | | kΩ |
| I_{REF} | Reference Current (LTC1286) | $\overline{CS} = V_{CC}$ | ● | 0.001 | 2.5 | µA |
| | | $t_{CYC} \geq 640\mu s, f_{CLK} \leq 25kHz$ | ● | 90 | 140 | µA |
| | | $t_{CYC} = 80\mu s, f_{CLK} = 200kHz$ | ● | 90 | 140 | µA |
| I_{CC} | Supply Current | $\overline{CS} = V_{CC}$ | ● | 0.001 | ±3.0 | µA |
| | | LTC1286, $t_{CYC} \geq 640\mu s, f_{CLK} \leq 25kHz$ | ● | 200 | 400 | µA |
| | | LTC1286, $t_{CYC} = 80\mu s, f_{CLK} = 200kHz$ | ● | 250 | 500 | µA |
| | | LTC1298, $t_{CYC} \geq 720\mu s, f_{CLK} \leq 25kHz$ | ● | 290 | 490 | µA |
| | | LTC1298, $t_{CYC} = 90\mu s, f_{CLK} = 200kHz$ | ● | 340 | 640 | µA |

DYNAMIC ACCURACY $f_{SMPL} = 12.5kHz$ (LTC1286), $f_{SMPL} = 11.1kHz$ (LTC1298) (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------|--|------------------------|-----|---------|-----|-------|
| S/(N + D) | Signal-to-Noise Plus Distortion Ratio | 1kHz/7kHz Input Signal | | 71/68 | | dB |
| THD | Total Harmonic Distortion (Up to 5th Harmonic) | 1kHz/7kHz Input Signal | | -84/-80 | | dB |
| SFDR | Spurious-Free Dynamic Range | 1kHz/7kHz Input Signal | | 90/86 | | dB |
| | Peak Harmonic or Spurious Noise | 1kHz/7kHz Input Signal | | -90/-86 | | dB |

AC CHARACTERISTICS (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------|---|--|--------|--------------|-----|----------------|
| t_{SMPL} | Analog Input Sample Time | See Operating Sequence | | 1.5 | | CLK Cycles |
| $f_{SMPL(MAX)}$ | Maximum Sampling Frequency | LTC1286 LTC1298 | ● ● | 12.5 11.1 | | kHz kHz |
| t_{CONV} | Conversion Time | See Operating Sequence | | 12 | | CLK Cycles |
| t_{D0} | Delay Time, CLK↓ to D _{OUT} Data Valid | See Test Circuits | ● | 250 | 600 | ns |
| t_{DIS} | Delay Time, CS↑ to D _{OUT} Hi-Z | See Test Circuits | ● | 135 | 300 | ns |
| t_{EN} | Delay Time, CLK↓ to D _{OUT} Enable | See Test Circuits | ● | 75 | 200 | ns |
| t_{HDO} | Time Output Data Remains Valid After CLK↓ | C _{LOAD} = 100pF | | 230 | | ns |
| t_f | D _{OUT} Fall Time | See Test Circuits | ● | 20 | 75 | ns |
| t_r | D _{OUT} Rise Time | See Test Circuits | ● | 20 | 75 | ns |
| C _{IN} | Input Capacitance | Analog Inputs, On Channel Analog Inputs, Off Channel Digital Input | | 20 5 5 | | pF pF pF |

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND.

Note 3: These devices are specified at 5V. For 3V specified devices, see LTC1285 and LTC1288.

Note 4: Increased leakage currents at elevated temperatures cause the S/H to droop, therefore it is recommended that $f_{CLK} \geq 120kHz$ at 85°C, $f_{CLK} \geq 75kHz$ at 70° and $f_{CLK} \geq 1kHz$ at 25°C.

Note 5: V_{CC} = 5V, V_{REF} = 5V and CLK = 200kHz unless otherwise specified.

Note 6: Linearity error is specified between the actual end points of the A/D transfer curve.




Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below GND or one diode drop above V_{CC}. This spec allows 50mV forward bias of either diode for 4.5V ≤ V_{CC} ≤ 5.5V. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50mV the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over initial tolerance, temperature variations and loading. For 5.5V < V_{CC} ≤ 9V, reference and analog input range cannot exceed 5.55V. If reference and analog input range are greater than 5.55V, the output code will not be guaranteed to be correct.

Note 8: The supply voltage range for the LTC1286 is from 4.5V to 9V, but the supply voltage range for the LTC1298 is only from 4.5V to 5.5V.

Note 9: Recommended operating conditions


Note 10: Channel leakage current is measured after the channel selection.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

Reference Current vs Sample Rate (LTC1286)




LT1286/98 G06

Reference Current vs Temperature




LT1286/98 G07

Change in Offset vs Reference Voltage




LT1286/98 G08

Change in Offset vs Temperature




LT1286/98 G09

Change in Linearity vs Reference Voltage




LT1286/98 G10

Change in Gain vs Reference Voltage




LT1286/98 G11

Peak-to-Peak ADC Noise vs Reference Voltage




LT1286/98 G15

Differential Nonlinearity vs Code




Effective Bits and S/(N + D) vs Input Frequency



LTC 1286/98 G20


TYPICAL PERFORMANCE CHARACTERISTICS

Spurious Free Dynamic Range vs Frequency




LTC1286/98 G27

S/(N+D) vs Input Level




LT1286/98 G25

Attenuation vs Input Frequency




LTC1286/98 G26

4096 Point FFT Plot




LTC1286/98 G21

Intermodulation Distortion




LTC1286/98 G24

Power Supply Feedthrough vs Ripple Frequency




LTC1286/98 G22

Maximum Clock Frequency vs Source Resistance




LT1286/98 G12

Sample and Hold Acquisition Time vs Source Resistance



LT1286/98 G16


Maximum Clock Frequency vs Supply Voltage



LT1286/98 G13


TYPICAL PERFORMANCE CHARACTERISTICS

Minimum Clock Frequency
for 0.1 LSB Error vs Temperature




LTC1286-98 • G14

Digital Input Logic Threshold
vs Supply Voltage



LTC1286-98 G17

Input Channel Leakage Current
vs Temperature



1196-98 G19

PIN FUNCTIONS

LTC1286

VREF (Pin 1): Reference Input. The reference input defines the span of the A/D converter.

IN⁺ (Pin 2): Positive Analog Input.

IN⁻ (Pin 3): Negative Analog Input.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.

$\overline{\text{CS}}/\text{SHDN}$ (Pin 5): Chip Select Input. A logic low on this input enables the LTC1286. A logic high on this input disables and powers down the LTC1286.

D_{OUT} (Pin 6): Digital Data Output. The A/D conversion result is shifted out of this output.

CLK (Pin 7): Shift Clock. This clock synchronizes the serial data transfer and determines conversion speed.

VCC (Pin 8): Power Supply Voltage. This pin provides power to the A/D converter. It must be kept free of noise and ripple by bypassing directly to the analog ground plane.

LTC1298

$\overline{\text{CS}}/\text{SHDN}$ (Pin 1): Chip Select Input. A logic low on this input enables the LTC1298. A logic high on this input disables and powers down the LTC1298.

CH0 (Pin 2): Analog Input.

CH1 (Pin 3): Analog Input.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.


D_{IN} (Pin 5): Digital Data Input. The multiplexer address is shifted into this input.

D_{OUT} (Pin 6): Digital Data Output. The A/D conversion result is shifted out of this output.

CLK (Pin 7): Shift Clock. This clock synchronizes the serial data transfer and determines conversion speed.


VCC/VREF (Pin 8): Power Supply and Reference Voltage. This pin provides power and defines the span of the A/D converter. It must be kept free of noise and ripple by bypassing directly to the analog ground plane.

BLOCK DIAGRAM




TEST CIRCUITS


Load Circuit for t_{dDO} , t_r and t_f




Voltage Waveforms for D_{OUT} Rise and Fall Times, t_r , t_f






Voltage Waveforms for D_{OUT} Delay Times, t_{dDO}



Load Circuit for t_{dis} and t_{en}



TEST CIRCUITS



APPLICATION INFORMATION

OVERVIEW

The LTC1286 and LTC1298 are micropower, 12-bit, successive approximation sampling A/D converters. The LTC1286 typically draws 250 μ A of supply current when sampling at 12.5kHz while the LTC1298 nominally consumes 350 μ A of supply current when sampling at 11.1 kHz. The extra 100 μ A of supply current on the LTC1298 comes from the reference input which is intentionally tied to the supply. Supply current drops linearly as the sample rate is reduced (see Supply Current vs Sample Rate). The ADCs automatically power down when not performing conversions, drawing only leakage current. They are packaged in 8-pin SO and DIP packages. The LTC1286 operates on a single supply from 4.5V to 9V,

while the LTC1298 operates from a 4.5V to 5.5V supply.

Both the LTC1286 and the LTC1298 contain a 12-bit, switched-capacitor ADC, a sample-and-hold, and a serial port (see Block Diagram). Although they share the same basic design, the LTC1286 and LTC1298 differ in some respects. The LTC1286 has a differential input and has an external reference input pin. It can measure signals floating on a DC common-mode voltage and can operate with reduced spans to 1V. Reducing the spans allows it to achieve 244 μ V resolution. The LTC1298 has a two-channel input multiplexer and can convert either channel with respect to ground or the difference between the two. The reference input is tied to the supply pin.

APPLICATION INFORMATION

SERIAL INTERFACE

The 2-channel LTC1298 communicates with microprocessors and other external circuitry via a synchronous, half duplex, 4-wire serial interface. The single channel LTC1286 uses a 3-wire interface (see Operating Sequence in Figures 1 and 2).

Data Transfer


The CLK synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems.

The LTC1286 does not require a configuration input word and has no D_{IN} pin. A falling \overline{CS} initiates data transfer as shown in the LTC1286 operating sequence. After \overline{CS} falls the second CLK pulse enables D_{OUT} . After one null bit the

A/D conversion result is output on the D_{OUT} line. Bringing \overline{CS} high resets the LTC1286 for the next data exchange.

The LTC1298 first receives input data and then transmits back the A/D conversion result (half duplex). Because of the half duplex operation, D_{IN} and D_{OUT} may be tied together allowing transmission over just 3 wires: \overline{CS} , CLK and DATA (D_{IN}/D_{OUT}).


Data transfer is initiated by a falling chip select (\overline{CS}) signal. After \overline{CS} falls the LTC1298 looks for a start bit. After the start bit is received, the 3-bit input word is shifted into the D_{IN} input which configures the LTC1298 and starts the conversion. After one null bit, the result of the conversion is output on the D_{OUT} line. At the end of the data exchange \overline{CS} should be brought high. This resets the LTC1298 in preparation for the next data exchange.




LTC1286-98-F01

Figure 1. LTC1286 Operating Sequence


APPLICATION INFORMATION



MSB-First Data (MSBF = 0)



MSB-First Data (MSBF = 1)



*AFTER COMPLETING THE DATA TRANSFER, IF FURTHER CLOCKS ARE APPLIED WITH \overline{CS} LOW, THE ADC WILL OUTPUT ZEROS INDEFINITELY.

t_{DATA} DURING THIS TIME, THE BIAS CIRCUIT AND THE COMPARATOR POWER DOWN AND THE REFERENCE INPUT BECOMES A HIGH IMPEDANCE NODE, LEAVING THE CLK RUNNING TO CLOCK OUT LSB-FIRST DATA OR ZEROS.


LTC1286/98 - F(2)

Figure 2. LTC1298 Operating Sequence Example: Differential Inputs (CH+, CH-)

APPLICATION INFORMATION

Input Data Word

The LTC1286 requires no D_{IN} word. It is permanently configured to have a single differential input. The conversion result appears on the D_{OUT} line. The data format is MSB first followed by the LSB sequence. This provides easy interface to MSB or LSB first serial ports. For MSB first data the \overline{CS} signal can be taken high after $B0$ (see Figure 1). The LTC1298 clocks data into the D_{IN} input on the rising edge of the clock. The input data words are defined as follows:



Start Bit

The first “logical one” clocked into the D_{IN} input after \overline{CS} goes low is the start bit. The start bit initiates the data transfer. The LTC1298 will ignore all leading zeros which precede this logical one. After the start bit is received, the remaining bits of the input word will be clocked in. Further inputs on the D_{IN} pin are then ignored until the next \overline{CS} cycle.

Multiplexer (MUX) Address

The bits of the input word following the START bit assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following tables. In single-ended mode, all input channels are measured with respect to GND.

LTC1298 Channel Selection

| | MUX ADDRESS | | CHANNEL # | | GND |
|-----------------------|-------------|----------|-----------|---|-----|
| | SGL/DIFF | ODD/SIGN | 0 | 1 | |
| SINGLE-ENDED MUX MODE | 1 | 0 | + | - | - |
| | 1 | 1 | | + | - |
| DIFFERENTIAL MUX MODE | 0 | 0 | + | - | - |
| | 0 | 1 | - | + | - |

LTC10965-A103


MSB First/LSB First (MSBF)

The output data of the LTC1298 is programmed for MSB first or LSB first sequence using the MSBF bit. When the MSBF bit is a logical one, data will appear on the D_{OUT} line in MSB first format. Logical zeros will be filled in indefinitely following the last data bit. When the

MSBF bit is a logical zero, LSB first data will follow the normal MSB first data on the D_{OUT} line. (see Operating Sequence)

Transfer Curve

The LTC1286/LTC1298 are permanently configured for unipolar only. The input span and code assignment for this conversion type are shown in the following figures.



Output Code

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE ($V_{REF} = 5.000V$) |
|------------------|------------------|--------------------------------------|
| 1111111111111111 | $V_{REF} - 1LSB$ | 4.99878V |
| 1111111111111110 | $V_{REF} - 2LSB$ | 4.99756V |
| ⋮ | ⋮ | ⋮ |
| 0000000000000001 | 1LSB | 0.00122V |
| 0000000000000000 | 0V | 0V |

LTC1286/98-A105

Operation with D_{IN} and D_{OUT} Tied Together

The LTC1298 can be operated with D_{IN} and D_{OUT} tied together. This eliminates one of the lines required to communicate to the microprocessor (MPU). Data is transmitted in both directions on a single wire. The processor pin connected to this data line should be configurable as either an input or an output. The LTC1298 will take control of the data line and drive it low on the 4th falling CLK edge after the start bit is received (see Figure 3). Therefore the processor port line must be switched to an input before this happens to avoid a conflict.

In the Typical Applications section, there is an example of interfacing the LTC1298 with D_{IN} and D_{OUT} tied together to the Intel 8051 MPU.

APPLICATION INFORMATION




Figure 3. LTC1298 Operation with D_{IN} and D_{OUT} Tied Together

ACHIEVING MICROPOWER PERFORMANCE

With typical operating currents of $250\mu\text{A}$ and automatic shutdown between conversions, the LTC1286/LTC1298 achieves extremely low power consumption over a wide range of sample rates (see Figure 4). The auto-shutdown allows the supply curve to drop with reduced sample rate. Several things must be taken into account to achieve such a low power consumption.




Figure 4. Automatic Power Shutdown Between Conversions Allows Power Consumption to Drop with Sample Rate.

Shutdown

The LTC1286/LTC1298 are equipped with automatic shutdown features. They draw power when the \overline{CS} pin is low and shut down completely when that pin is high. The bias circuit and comparator powers down and the reference

input becomes high impedance at the end of each conversion leaving the CLK running to clock out the LSB first data or zeroes (see Figures 1 and 2). If the \overline{CS} is not running rail-to-rail, the input logic buffer will draw current. This current may be large compared to the typical supply current. To obtain the lowest supply current, bring the \overline{CS} pin to ground when it is low and to supply voltage when it is high.

When the \overline{CS} pin is high (= supply voltage), the converter is in shutdown mode and draws only leakage current. The status of the D_{IN} and CLK input have no effect on supply current during this time. There is no need to stop D_{IN} and CLK with $\overline{CS} = \text{high}$; they can continue to run without drawing current.

Minimize \overline{CS} Low Time

In systems that have significant time between conversions, lowest power drain will occur with the minimum \overline{CS} low time. Bringing \overline{CS} low, transferring data as quickly as possible, and then bringing it back high will result in the lowest current drain. This minimizes the amount of time the device draws power. After a conversion the ADC automatically shuts down even if \overline{CS} is held low (see Figures 1 and 2). If the clock is left running to clock out LSB-data or zero, the logic will draw a small current. Figure 5 shows that the typical supply current with $\overline{CS} = \text{ground}$ varies from $1\mu\text{A}$ at 1kHz to $35\mu\text{A}$ at 200kHz . When $\overline{CS} = V_{CC}$, the logic is gated off and no supply current is drawn regardless of the clock frequency.

APPLICATION INFORMATION




Figure 5. Shutdown current with \overline{CS} high is 1nA typically, regardless of the clock. Shutdown current with \overline{CS} = ground varies from 1µA at 1kHz to 35µA at 200kHz.

D_{OUT} Loading

Capacitive loading on the digital output can increase power consumption. A 100pF capacitor on the D_{OUT} pin can add more than 50µA to the supply current at a 200kHz clock frequency. An extra 50µA or so of current goes into charging and discharging the load capacitor. The same goes for digital lines driven at a high frequency by any logic. The $C \times V \times f$ currents must be evaluated and the troublesome ones minimized.

OPERATING ON OTHER THAN 5V SUPPLIES (LTC1286)

The LTC1286 operates from 4.5V to 9V supplies and the LTC1298 operates from a 5V supply. To operate the LTC1286 on other than 5V supplies a few things must be kept in mind.

Input Logic Levels

The input logic levels of \overline{CS} , CLK and D_{IN} are made to meet TTL on a 5V supply. When the supply voltage varies, the input logic levels also change. For the LTC1286 to sample and convert correctly, the digital inputs have to be in the proper logical low and high levels relative to the operating supply voltage (see typical curve of Digital Input Logic Threshold vs Supply Voltage). If achieving micropower consumption is desirable, the digital inputs must go rail-to-rail between supply voltage and ground (see ACHIEVING MICROPOWER PERFORMANCE section).

Clock Frequency

The maximum recommended clock frequency is 200kHz for the LTC1286/LTC1298 running off a 5V supply. With the supply voltage changing, the maximum clock frequency for the devices also changes (see the typical curve of Maximum Clock Rate vs Supply Voltage). If the maximum clock frequency is used, care must be taken to ensure that the device converts correctly.

Mixed Supplies

It is possible to have a microprocessor running off a 9V supply and communicate with the LTC1286 operating on a 5V supply. The requirement to achieve this is that the outputs of \overline{CS} and CLK from the MPU have to be able to trip the equivalent inputs of the LTC1286 and the output of D_{OUT} from the LTC1286 must be able to toggle the equivalent input of the MPU (see typical curve of Digital Input Logic Threshold vs Supply Voltage). With the LTC1286 operating on a 9V supply, the output of D_{OUT} may go between 0V and 9V. The 9V output may damage the MPU running off a 5V supply. The way to get around this possibility is to have a resistor divider on D_{OUT} (Figure 6) and connect the center point to the MPU input. It should be noted that to get full shutdown, the \overline{CS} input of the LTC1286 must be driven to the V_{CC} voltage to keep the \overline{CS} input buffer from drawing current. An alternative is to leave \overline{CS} low after a conversion, clock data until D_{OUT} outputs zeros, and then stop the clock low.




Figure 6. Interfacing a 9V Powered LTC1286 to a 5V System

APPLICATION INFORMATION

BOARD LAYOUT CONSIDERATIONS

Grounding and Bypassing

The LTC1286/LTC1298 are easy to use if some care is taken. They should be used with an analog ground plane and single point grounding techniques. The GND pin should be tied directly to the ground plane.

The V_{CC} pin should be bypassed to the ground plane with a $10\mu\text{F}$ tantalum capacitor with leads as short as possible. If the power supply is clean, the LTC1286/LTC1298 can also operate with smaller $1\mu\text{F}$ or less surface mount or ceramic bypass capacitors. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.

SAMPLE-AND-HOLD

Both the LTC1286 and the LTC1298 provide a built-in sample-and-hold (S&H) function to acquire signals. The S&H of the LTC1286 acquires input signals from “+” input relative to “-” input during the t_{SMPL} time (see Figure 1). However, the S&H of the LTC1298 can sample input signals in the single-ended mode or in the differential inputs during the t_{SMPL} time (see Figure 7).

Single-Ended Inputs

The sample-and-hold of the LTC1298 allows conversion of rapidly varying signals. The input voltage is sampled during the t_{SMPL} time as shown in Figure 7. The sampling interval begins as the bit preceding the MSBF bit is shifted in and continues until the falling CLK edge after the MSBF bit is received. On this falling edge, the S&H goes into hold mode and the conversion begins.




Figure 7. LTC1298 “+” and “-” Input Settling Windows

APPLICATION INFORMATION

Differential Inputs

With differential inputs, the ADC no longer converts just a single voltage but rather the difference between two voltages. In this case, the voltage on the selected “+” input is still sampled and held and therefore may be rapidly time varying just as in single-ended mode. However, the voltage on the selected “-” input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 12 CLK cycles. Therefore, a change in the “-” input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the “-” input this error would be:

$$V_{\text{ERROR (MAX)}} = V_{\text{PEAK}} \times 2 \times \pi \times f(\text{“-”}) \times 12/f_{\text{CLK}}$$

Where $f(\text{“-”})$ is the frequency of the “-” input voltage, V_{PEAK} is its peak amplitude and f_{CLK} is the frequency of the CLK. In most cases V_{ERROR} will not be significant. For a 60Hz signal on the “-” input to generate a 1/4LSB error (305 μ V) with the converter running at CLK = 200kHz, its peak value would have to be 13.48mV.

ANALOG INPUTS

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1286/LTC1298 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

“+” Input Settling

The input capacitor of the LTC1286 is switched onto “+” input during the t_{SMPL} time (see Figure 1) and samples the input signal within that time. However, the input capacitor of the LTC1298 is switched onto “+” input during the sample phase (t_{SMPL} , see Figure 7). The sample phase is 1/2 CLK cycles before conversion starts. The voltage on the “+” input must settle completely within t_{SMPL} for the LTC1286 and the LTC1298 respectively. Minimizing R_{SOURCE}^+ and C1 will improve the input settling time. If a large “+” input source resistance must be used, the

sample time can be increased by using a slower CLK frequency.

“-” Input Settling

At the end of the t_{SMPL} , the input capacitor switches to the “-” input and conversion starts (see Figures 1 and 7). During the conversion, the “+” input voltage is effectively “held” by the sample-and-hold and will not affect the conversion result. However, it is critical that the “-” input voltage settles completely during the first CLK cycle of the conversion time and be free of noise. Minimizing R_{SOURCE}^- and C2 will improve settling time. If a large “-” input source resistance must be used, the time allowed for settling can be extended by using a slower CLK frequency.

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 7). Again, the “+” and “-” input sampling times can be extended as described above to accommodate slower op amps. Most op amps, including the LT1006 and LT1413 single supply op amps, can be made to settle well even with the minimum settling windows of 6 μ s (“+” input) which occur at the maximum clock rate of 200kHz.

Source Resistance

The analog inputs of the LTC1286/LTC1298 look like a 20pF capacitor (C_{IN}) in series with a 500 Ω resistor (R_{ON}) as shown in Figure 8. C_{IN} gets switched between the selected “+” and “-” inputs once during each conversion cycle. Large external source resistors and capacitances




Figure 8. Analog Input Equivalent Circuit

APPLICATION INFORMATION

will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.

RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 9. For large values of C_F (e.g., $1\mu\text{F}$), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $I_{DC} = 20\text{pF} \times V_{IN}/t_{CYC}$ and is roughly proportional to V_{IN} . When running at the minimum cycle time of $64\mu\text{s}$, the input current equals $1.56\mu\text{A}$ at $V_{IN} = 5\text{V}$. In this case, a filter resistor of 75Ω will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time.




Figure 9. RC Input Filtering

Input Leakage Current

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of $1\mu\text{A}$ (at 125°C) flowing through a source resistance of 240Ω will cause a voltage drop of $240\mu\text{V}$ or 0.2LSB . This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

REFERENCE INPUTS

The reference input of the LTC1286 is effectively a $50\text{k}\Omega$ resistor from the time $\overline{\text{CS}}$ goes low to the end of the conversion. The reference input becomes a high impedance node at any other time (see Figure 10). Since the voltage on the reference input defines the voltage span of the A/D

converter, the reference input should be driven by a reference with low R_{OUT} (ex. LT1004, LT1019 and LT1021) or a voltage source with low R_{OUT} .




Figure 10. Reference Input Equivalent Circuit

Reduced Reference Operation

The minimum reference voltage of the LTC1298 is limited to 4.5V because the V_{CC} supply and reference are internally tied together. However, the LTC1286 can operate with reference voltages below 1V .

The effective resolution of the LTC1286 can be increased by reducing the input span of the converter. The LTC1286 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Change in Linearity vs Reference Voltage and Change in Gain vs Reference Voltage). However, care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low V_{REF} values:

1. Offset
2. Noise
3. Conversion speed (CLK frequency)

Offset with Reduced V_{REF}

The offset of the LTC1286 has a larger effect on the output code. When the ADC is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Change in Offset vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS} . For example, a V_{OS} of $122\mu\text{V}$ which is 0.1LSB with a 5V reference becomes 0.5LSB with a 1V reference and 2.5LSBs with a

APPLICATION INFORMATION

0.2V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the “-” input of the LTC1286.

Noise with Reduced V_{REF}

The total input referred noise of the LTC1286 can be reduced to approximately 400 μ V peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced.

For operation with a 5V reference, the 400 μ V noise is only 0.33LSB peak-to-peak. In this case, the LTC1286 noise will contribute virtually no uncertainty to the output code. However, for reduced references the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 2.5V reference this same 400 μ V noise is 0.66LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 1LSB. If the reference is further reduced to 1V, the 400 μ V noise becomes equal to 1.65LSBs and a stable code may be difficult to achieve. In this case averaging multiple readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} or V_{IN}) will add to the internal noise. The lower the reference voltage to be used the more critical it becomes to have a clean, noise free setup.

Conversion Speed with Reduced V_{REF}

With reduced reference voltages, the LSB step size is reduced and the LTC1286 internal comparator overdrive is reduced. Therefore, it may be necessary to reduce the maximum CLK frequency when low values of V_{REF} are used.

DYNAMIC PERFORMANCE

The LTC1286/LTC1298 have exceptional sampling capability. Fast Fourier Transform (FFT) test techniques are used to characterize the ADC's frequency response, dis-

ortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. Figure 11 shows a typical LTC1286 plot.




Figure 11. LTC1286 Non-Averaged, 4096 Point FFT Plot

Signal-to-Noise Ratio

The Signal-to-Noise plus Distortion Ratio (S/N + D) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the ADC's output. The output is band limited to frequencies above DC and below one half the sampling frequency. Figure 12 shows a typical spectral content with a 12.5kHz sampling rate.

Effective Number of Bits

The Effective Number of Bits (ENOBs) is a measurement of the resolution of an ADC and is directly related to $S/(N+D)$ by the equation:

$$\text{ENOB} = [S/(N + D) - 1.76]/6.02$$

where $S/(N + D)$ is expressed in dB. At the maximum sampling rate of 12.5kHz with a 5V supply, the LTC1286 maintains above 11 ENOBs at 10kHz input frequency. Above 10kHz the ENOBs gradually decline, as shown in Figure 12, due to increasing second harmonic distortion. The noise floor remains low.

APPLICATION INFORMATION




Figure 12. Effective Bits and S/(N + D) vs Input Frequency

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half of the sampling frequency. THD is defined as:

$$\text{THD} = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through the N^{th} harmonics. The typical THD specification in the Dynamic Accuracy table includes the 2nd through 5th harmonics. With a 7kHz input signal, the LTC1286/LTC1298 have typical THD of 80dB with $V_{CC} = 5V$.

Intermodulation Distortion

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.

If two pure sine waves of frequencies f_a and f_b are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at sum and difference frequencies of $mf_a \pm nf_b$, where m and $n = 0, 1, 2, 3$, etc. For example, the 2nd order IMD terms include $(f_a + f_b)$ and $(f_a - f_b)$ while 3rd order IMD terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$, and $(f_a - 2f_b)$. If the two input sine waves are equal in magnitudes, the value (in dB) of the 2nd order IMD products can be expressed by the following formula:

$$\text{IMD}(f_a \pm f_b) = 20 \log \left[\frac{\text{amplitude}(f_a \pm f_b)}{\text{amplitude at } f_a} \right]$$

For input frequencies of 5kHz and 6kHz, the IMD of the LTC1286/LTC1298 is 73dB with a 5V supply.

Peak Harmonic or Spurious Noise

The peak harmonic or spurious noise is the largest spectral component excluding the input signal and DC. This value is expressed in dBs relative to the RMS value of a full-scale input signal.

Full-Power and Full-Linear Bandwidth

The full-power bandwidth is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input.

The full-linear bandwidth is the input frequency at which the effective bits rating of the ADC falls to 11 bits. Beyond this frequency, distortion of the sampled input signal increases. The LTC1286/LTC1298 have been designed to optimize input bandwidth, allowing the ADCs to undersample input signals with frequencies above the converters' Nyquist Frequency.

TYPICAL APPLICATIONS

MICROPROCESSOR INTERFACES

The LTC1286/LTC1298 can interface directly without external hardware to most popular microprocessor (MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then 3 or 4 of the MPU's parallel port lines can be programmed to form the serial link to the LTC1286/LTC1298. Included here is one serial interface example and one example showing a parallel port programmed to form the serial interface.

Motorola SPI (MC68HC11)

The MC68HC11 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSB-first and in 8-bit increments. The D_{IN} word sent to the data register starts with the SPI process. With three 8-bit transfers, the A/D result is read into the MPU. The second 8-bit transfer clocks B11 through B8 of the A/D conversion result into the processor. The third 8-bit transfer clocks the remaining bits, B7 through B0, into the MPU. The data is right justified into two memory locations. ANDing the second byte with $0F_{HEX}$ clears the four most significant bits. This operation was not included in the code. It can be inserted in the data gathering loop or outside the loop when the data is processed.

MC68HC11 Code

In this example the D_{IN} word configures the input MUX for a single-ended input to be applied to CHO. The conversion result is output MSB-first.

Table 1. Microprocessor with Hardware Serial Interfaces Compatible with the LTC1286/LTC1298


| PART NUMBER | TYPE OF INTERFACE |
|-------------------------------|-----------------------------------|
| Motorola | |
| MC6805S2,S3 | SPI |
| MC68HC11 | SPI |
| MC68HC05 | SPI |
| RCA | |
| CDP68HC05 | SPI |
| Hitachi | |
| HD6305 | SCI Synchronous |
| HD63705 | SCI Synchronous |
| HD6301 | SCI Synchronous |
| HD63701 | SCI Synchronous |
| HD6303 | SCI Synchronous |
| HD64180 | CSI/O |
| National Semiconductor | |
| COP400 Family | MICROWIRE [†] |
| COP800 Family | MICROWIRE/PLUS [†] |
| NS8050U | MICROWIRE/PLUS [†] |
| HPC16000 Family | MICROWIRE/PLUS [†] |
| Texas Instruments | |
| TMS7002 | Serial Port |
| TMS7042 | Serial Port |
| TMS70C02 | Serial Port |
| TMS70C42 | Serial Port |
| TMS32011* | Serial Port |
| TMS32020 | Serial Port |
| Intel | |
| 8051 | Bit Manipulation on Parallel Port |

* Requires external hardware


[†] MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.

TYPICAL APPLICATIONS

Timing Diagram for Interface to the MC68HC11



Hardware and Software Interface to the MC68HC11




| LABEL | MNEMONIC | OPERAND | COMMENTS | LABEL | MNEMONIC | OPERAND | COMMENTS |
|-------|----------|--------------|-----------------------------------|-------|--------------|---------|------------------------------------|
| | LDAA | #\$50 | CONFIGURATION DATA FOR SPCR | WAIT1 | BPL | WAIT1 | CHECK IF TRANSFER IS DONE |
| | STAA | \$1028 | LOAD DATA INTO SPCR (\$1028) | LDAA | \$51 | | LOAD DIN INTO ACC A FROM \$51 |
| | LDAA | #\$1B | CONFIG. DATA FOR PORT D DDR | STAA | \$102A | | LOAD DIN INTO SPI, START SCK |
| | STAA | \$1009 | LOAD DATA INTO PORT D DDR | LDAA | \$1029 | | CHECK SPI STATUS REG |
| | LDAA | #\$01 | LOAD DIN WORD INTO ACC A | BPL | WAIT2 | | CHECK IF TRANSFER IS DONE |
| | STAA | \$50 | LOAD DIN DATA INTO \$50 | LDAA | \$102A | | LOAD LTC1291 MSBs INTO ACC A |
| | LDAA | #\$A0 | LOAD DIN WORD INTO ACC A | STAA | \$62 | | STORE MSBs IN \$62 |
| | STAA | \$51 | LOAD DIN DATA INTO \$51 | LDAA | \$52 | | LOAD DUMMY INTO ACC A FROM \$52 |
| | LDAA | #\$00 | LOAD DUMMY DIN WORD INTO ACC A | STAA | \$102A | | LOAD DUMMY DIN INTO SPI, START SCK |
| | STAA | \$52 | LOAD DUMMY DIN DATA INTO \$52 | WAIT3 | LDAA | \$1029 | CHECK SPI STATUS REG |
| | LDX | #\$1000 | LOAD INDEX REGISTER X WITH \$1000 | BPL | WAIT3 | | CHECK IF TRANSFER IS DONE |
| LOOP | BCLR | \$08,X,#\$01 | DO GOES LOW (CS GOES LOW) | BSET | \$08,X,#\$01 | | DO GOES HIGH (CS GOES HIGH) |
| | LDAA | \$50 | LOAD DIN INTO ACC A FROM \$50 | LDAA | \$102A | | LOAD LTC1291 LSBs IN ACC |
| | STAA | \$102A | LOAD DIN INTO SPI, START SCK | STAA | \$63 | | STORE LSBs IN \$63 |
| | LDAA | \$1029 | CHECK SPI STATUS REG | JMP | LOOP | | START NEXT CONVERSION |

TYPICAL APPLICATIONS

Interfacing to the Parallel Port of the INTEL 8051 Family



The Intel 8051 has been chosen to demonstrate the interface between the LTC1298 and parallel port microprocessors. Normally the CS, CLK and D_{IN} signals would be generated on 3 port lines and the D_{OUT} signal read on a 4th port line. This works very well. However, we will demonstrate here an interface with the D_{IN} and D_{OUT} of the LTC1298 tied together as described in the SERIAL INTERFACE section. This saves one wire.

The 8051 first sends the start bit and MUX address to the LTC1298 over the data line connected to P1.2. Then P1.2 is reconfigured as an input (by writing to it a one) and the 8051 reads back the 12-bit A/D result over the same data line.



| LABEL | MNEMONIC | OPERAND | COMMENTS |
|--------|----------|------------|---------------------------------------|
| LOOP 1 | MOV | A, #FFH | D _{IN} word for LTC1298 |
| | SETB | P1.4 | Make sure CS is high |
| | CLR | P1.4 | CS goes low |
| | MOV | R4, #04 | Load counter |
| | RLC | A | Rotate D _{IN} bit into Carry |
| LOOP 2 | CLR | P1.3 | SCLK goes low |
| | MOV | P1.2, C | Output D _{IN} bit to LTC1298 |
| | SETB | P1.3 | SCLK goes high |
| | DJNZ | R4, LOOP 1 | Next bit |
| | MOV | P1, #04 | Bit 2 becomes an input |
| LOOP 3 | CLR | P1.3 | SCLK goes low |
| | MOV | R4, #09 | Load counter |
| | MOV | C, P1.2 | Read data bit into Carry |
| | RLC | A | Rotate data bit into Acc. |
| | SETB | P1.3 | SCLK goes high |
| LOOP 4 | CLR | P1.3 | SCLK goes low |
| | DJNZ | R4, LOOP 2 | Next bit |
| | MOV | R2, A | Store MSBs in R2 |
| | CLR | A | Clear Acc. |
| | MOV | R4, #04 | Load counter |
| LOOP 5 | MOV | C, P1.2 | Read data bit into Carry |
| | RLC | A | Rotate data bit into Acc. |
| | SETB | P1.3 | SCLK goes high |
| | CLR | P1.3 | SCLK goes low |
| | DJNZ | R4, LOOP 3 | Next bit |
| LOOP 6 | MOV | R4, #04 | Load counter |
| | RRC | A | Rotate right into Acc. |
| | DJNZ | R4, LOOP 4 | Next Rotate |
| | MOV | R3, A | Store LSBs in R3 |
| | SETB | P1.4 | CS goes high |

D_{OUT} FROM 1298 STORED IN 8051 RAM



TYPICAL APPLICATIONS

A "Quick Look" Circuit for the LTC1286

Users can get a quick look at the function and timing of the LT1286 by using the following simple circuit (Figure 13). V_{REF} is tied to V_{CC} . V_{IN} is applied to the +IN input and the -IN input is tied to the ground. \overline{CS} is driven at 1/16 the clock rate by the 74C161 and D_{OUT} outputs the data. The output data from the D_{OUT} pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of \overline{CS} (Figure 14). Note the LSB data is partially clocked out before \overline{CS} goes high.




Figure 13. "Quick Look" Circuit for the LTC1286




Figure 14. Scope Trace the LTC1286 "Quick Look" Circuit Showing A/D Output 1010101010 (AAA_{HEX})

Micropower Battery Voltage Monitor

A common problem in battery systems is battery voltage monitoring. This circuit monitors the 10 cell stack of NiCad or NiMH batteries found in laptop computers. It draws only 67µA from the 5V supply at $f_{SAMPL} = 0.1\text{kHz}$ and 25µA to 55µA from the battery. The 12-bits of resolution of the LTC1286 are positioned over the desired range of 8V to 16V. This is easily accomplished by using the ADC's differential inputs. Tying the -input to the reference gives an ADC input span of V_{REF} to $2V_{REF}$ (2.5V to 5V). The resistor divider then scales the input voltage for 8V to 16V.






Figure 15. Micropower Battery Voltage Monitor

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

**N8 Package
8-Lead Plastic DIP**



**S8 Package
8-Lead Plastic SOIC**



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).