

SANYO Semiconductors

CMOSIC

DATA SHEET

An ON Semiconductor Company

LC72121MA — PLL Frequency Synthesizers for **Electronic Tuning**

Overview

The LC72121MA are high input sensitivity (20mVrms at 130MHz) PLL frequency synthesizers for 3V systems. These ICs are serial data (CCB) compatible with the LC72131K/KMA, and feature the improved input sensitivity and lower spurious radiation (provided by a redesigned ground system) required in high-performance AM/FM tuners.

Features

- High-speed programmable divider
 - FMIN: 10 to 160MHz Pulse swallower technique (With built-in divide-by-2 prescaler)
 - AMIN: 2 to 40MHz Pulse swallower technique
 - 0.5 to 10MHz Direct division technique
- IF counter
 - IFIN: 0.4 to 15MHz For AM and FM IF counting
- Reference frequency
 - One of 12 reference frequencies can be selected (using a 4.5 or 7.2MHz crystal element) 1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50, and 100kHz
- Phase comparator
 - Supports dead zone control.
- Built-in unlocked state detection circuit
- Built-in deadlock clear circuit
- An MOS transistor for an active low-pass filter is built in.
- I/O ports
 - Output-only ports: 4 pins
- I/O ports: 2 pins
- Supports the output of a clock time base signal.

- Serial data I/O
 - Support CCB format communication with the system controller.
- Operating ranges
 - Supply voltage: 2.7 to 3.6V
- Operating temperature: -40 to +85°C

- Package
 - MFP24SJ
 - CCB is a registered trademark of SANYO Semiconductor Co., Ltd.
 - CCB is SANYO Semiconductor's original bus format. All bus addresses are managed by SANYO Semiconductor for this format.
 - Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc., please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
 - Specifications of any and all SANYO Semiconductor Co., Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Specifications

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
Maximum input voltage	V _{IN} 1 max	CE, CL, DI, AIN	-0.3 to +7.0	٧
	V _{IN} 2 max	XIN, FMIN, AMIN, IFIN	-0.3 to V _{DD} +0.3	V
	V _{IN} 3 max	<u>101</u> , <u>102</u>	-0.3 to +15	V
Maximum output voltage	V _O 1 max	DO	-0.3 to +7.0	٧
	V _O 2 max	XOUT, PD	-0.3 to V _{DD} +0.3	V
	V _O 3 max	BO1 to BO4, IO1, IO2, AOUT	-0.3 to +15	V
Maximum output current	I _O 1 max	DO, AOUT	0 to 6.0	mA
	I _O 2 max	BO1 to BO4, IO1, IO2	0 to 10	mA
Allowable power dissipation	Pd max	(Ta ≤ 85°C)	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note 1: Power pins V_{DD} and V_{SS}: Insert a capacitor with a capacitance of 2,000pF or higher between these pins when using the IC.

Allowable Operating Ranges at Ta = -40 to $+85^{\circ}C$, $V_{SSd} = V_{SSa} = V_{SSX} = 0V$

Dorometer	Symbol	Pin	Conditions		Ratings		Unit
Parameter	Symbol	PIII	Conditions	min	typ	max	Unit
Supply voltage	V_{DD}	V_{DD}		2.7		3.6	V
Input high-level voltage	V _{IH} 1	CE, CL, DI		0.7V _{DD}		6.5	V
	V _{IH} 2	ĪO1, ĪO2		0.7V _{DD}		13	V
Input low-level voltage	V _{IL}	CE, CL, DI, IO1, IO2		0		0.3V _{DD}	V
Output voltage	V _O 1	DO		0		6.5	V
	V _O 2	BO1 to BO4, IO1, IO2, AOUT		0		13	V
Input frequency	f _{IN} 1	XIN	V _{IN} 1	1.0		8.0	MHz
	f _{IN} 2	FMIN	V _{IN} 2	10		160	MHz
	f _{IN} 3	AMIN	V _{IN} 3(SNS=1)	2.0		40	MHz
	f _{IN} 4	AMIN	V _{IN} 4(SNS=0)	0.5		10	MHz
	f _{IN} 5	IFIN	V _{IN} 5	0.4		15	MHz
Guaranteed crystal oscillator frequency	X'tal	XIN, XOUT	Note 2	4.0		8.0	MHz
Input amplitude	V _{IN} 1	XIN	f _{IN} 1	200		800	mVrms
	V _{IN} 2-1	FMIN	f=10 to 130MHz	20		800	mVrms
	V _{IN} 2-2	FMIN	f=130 to 160MHz	40		800	mVrms
	V _{IN} 3	AMIN	f _{IN} 3(SNS=1)	40		800	mVrms
	V _{IN} 4	AMIN	f _{IN} 4(SNS=0)	40		800	mVrms
	V _{IN} 5	IFIN	f _{IN} 5(IFS=1)	40		800	mVrms
	V _{IN} 6	IFIN	f _{IN} 5(IFS=0)	70		800	mVrms
Data setup time	tsu	DI, CL	Note 3	0.75			μs
Data hold time	tHD	DI, CL	Note 3	0.75			μs
Clock low level time	t _{CL}	CL	Note 3	0.75			μs
Clock high level time	^t CH	CL	Note 3	0.75			μs
CE wait time	t _{EL}	CE, CL	Note 3	0.75			μs
CE setup time	tES	CE, CL	Note 3	0.75			μs
CE hold time	t _{EH}	CE, CL	Note 3	0.75			μs
Data latch change time	tLC		Note 3			0.75	μs
Data output time	t _{DC}	DO, CL	Differs depending				
	t _{DH}	DO, CE	on the value of the pull-up resistor. Note 3			0.35	μs

Note 2: Recommended crystal oscillator CI values:

 $CI \le 120\Omega$ (For a 4.5MHz crystal)

 $CI \le 70\Omega$ (For a 7.2MHz crystal)

The characteristics of the oscillation circuit depends on the printed circuit board, circuit constants, and other factors. Therefore we recommend consulting with the anufacturer of the crystal for evaluation and reliability. Note 3: Refer to "Serial Data Timing".


Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	Pin	Conditions		Ratings		Unit
. d.doto.	5,56.		00.10.10	min	typ	max	
Internal feedback resistance	Rf1	XIN			1.0		МΩ
	Rf2	FMIN			500		kΩ
	Rf3	AMIN			500		kΩ
	Rf4	IFIN			250		kΩ
Internal pull-down resistance	Rpd1	FMIN		100	200	400	kΩ
	Rpd2	AMIN		100	200	400	kΩ
Hysteresis	V _{HIS}	CE, CL, DI			0.1V _{DD}		V
Output high-level voltage	V _{OH}	PD	I _O =-1mA	V _{DD} -1.0			V
Output low-level voltage	V _{OL} 1	PD	I _O =1mA			1.0	V
	V _{OL} 2	BO1 to BO4, IO1, IO2	I _O =1mA			0.2	V
			I _O =8mA			1.6	V
	V _{OL} 3	DO	I _O =1mA			0.2	V
			I _O =5mA			1.0	V
	V _{OL} 4	AOUT	I _O =1mA, AIN=1.3V			0.5	V
Input high-level current	I _{IH} 1	CE, CL, DI	V _I =6.5V			5.0	μΑ
	I _{IH} 2	ĪO1, ĪO2	V _I =13V			5.0	μΑ
	I _{IH} 3	XIN	V _I =V _{DD}	1.3		8	μΑ
	I _{IH} 4	FMIN, AMIN	V _I =V _{DD}	2.5		15	μA
	I _{IH} 5	IFIN	V _I =V _{DD}	5.0		30	<u>.</u> μΑ
	I _{IH} 6	AIN	V _I =6.5V			200	nA
Input low-level current	I _{IL} 1	CE, CL, DI	V _I =0V			5.0	μА
•	I _{IL} 2	101, 102	V _I =0V			5.0	<u>.</u> μΑ
	I _{IL} 3	XIN	V _I =0V	1.3		8	<u>.</u> μΑ
	I _{IL} 4	FMIN, AMIN	V _I =0V	2.5		15	μA
	I _{IL} 5	IFIN	V _I =0V	5.0		30	<u>.</u> μΑ
	I _{IL} 6	AIN	V _I =0V			200	nA
Output off leakage current	I _{OFF} 1	BO1 to BO4, AOUT, IO1, IO2	V _O =13V			5.0	μА
	I _{OFF} 2	DO	V _O =6.5V			5.0	μΑ
High-level 3-state off leakage current	IOFFH	PD	V _O =V _{DD}		0.01	200	nA
Low-level 3-state off leakage current	lOFFL	PD	V _O =0V		0.01	200	nA
Input capacitance	C _{IN}	FMIN			6		pF
Supply current	I _{DD} 1	V _{DD}	X'tal=7.2MHz f _{IN} 2=130MHz V _{IN} 2=20mVrms		2.5	6	mA
	I _{DD} 2	V _{DD}	PLL block stopped (PLL INHIBIT mode) Crystal oscillator operating (crystal frequency: 7.2 MHz)		0.3		mA
	I _{DD} 3	V _{DD}	PLL block stopped. Crystal oscillator stopped.			10	μΑ


Package Dimensions

unit: mm (typ)


3419



Pin Assignment



Block Diagram



Pin Descriptions

Pin name	Pin No.	Туре	Function	Equivalent circuit
XIN XOUT	1 24	X'tal OSC	Crystal oscillator element connections (4.5 or 7.2 MHz)	
FMIN	17	Local oscillator signal input	 FMIN is selected when DVS in the serial data is set to 1. Input frequency: 10 to 160MHz The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter. The divisor can be set to a value in the range 272 to 65535. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value. 	
AMIN	16	Local oscillator signal input	AMIN is selected when DVS in the serial data is set to 0. When SNS in the serial data is set to 1: Input frequency: 2 to 40MHz The signal is input to the swallow counter directly. The divisor can be set to a value in the range 272 to 65535. The set value becomes the actual divisor. When SNS in the serial data is set to 0: Input frequency: 0.5 to 10MHz The signal is input to a 12-bit programmable divider directly. The divisor can be set to a value in the range 4 to 4095. The set value becomes the actual divisor.	
CE	3	Chip enable	This pin must be set high to enable serial data input (DI) or serial data output (DO).	□——§>>
DI	4	Input data	Input for serial data transferred from the controller	□——§>>
CL	5	Clock	Clock used for data synchronization for serial data input (DI) and serial data output (DO).	□——§>>
DO	6	Output data	Output for serial data transmitted to the controller. The content of the data transmitted is determined by DOC0 through DOC2.	
V _{DD}	18	Power supply	LC72121MA power supply (V _{DD} 2.7 to 3.6V) The power on reset circuit operates when power is first applied.	-
V _{SSX}	2	Ground	Ground for the crystal oscillator circuit	-
V _{SSd}	15	Ground	\bullet Ground for the LC72121MA digital systems other than those that use V_{SSa} or $V_{SSX}.$	-
BO1 BO2 BO3 BO4	7 8 9 10	Output port	 Output-only ports The output state is determined by BO1 through BO4 in the serial data. When the data value is 0: The output state will be the open circuit state. When the data value is 1: The output state will be a low level. A time base signal (8Hz) is output from BO1 when TBC in the serial data is set to 1. 	
101 102	11 14	I/O port	Shared function I/O ports The pin function is determined by IOC1 and IOC2 in the serial data. When the data value 0: Input port When the data value 1: Output port When specified to function as an input port: The input pin state is reported to the controller through the DO pin. When the input state is low: The data will be 0: When the input state is high: The data will be 1: When specified to function as an output port: The output state is determined by IO1 and IO2 in the serial data. When the data value is 0: The output state will be the open circuit state. When the data value is 1: The output state will be a low level. These pins are set to input mode after a power on reset.	


Continued on next page.

Continued from preceding page.

Pin name	Pin No.	Туре	Function	Equivalent circuit
PD	19	Charge pump output	PLL charge pump output A high level is output when the frequency of the local oscillator signal divided by N is higher than the reference frequency, and a low level is output when that frequency is lower. This pin goes to the highimpedance state when the frequencies match.	
AIN AOUT	20 21	Low-pass filter amplifier transistor	Connections for the MOS transistor used for the PLL active low-pass filter.	
V _{SSa}	22	Ground	Ground for the low-pass filter MOS transistor	
IFIN	13	IF counter	 The input frequency range is 0.4 to 15MHz The signal is passed directly to the IF counter. The result is output, MSB first, through the DO pin. Four measurement periods are supported: 4, 8, 32, and 64ms. 	
NC	12 23	NC pin	No connection	-


Procedures for Input and Output of Serial Data

This product uses the CCB (Computer Control Bus), which is Sanyo's audio product serial bus format, for data input and output. This product adopts an 8-bit address CCB format.




Structure of the DI Control Data (serial data input)

[1] IN1 mode



[2] IN2 mode



Control Data


Contro	Di Data									1		
No.	Control block/data						Func	tion		Related data		
		• Sp	ecifies	the divis	or for th	e programma	able divide	r.				
		Th	nis is a l	binary va	lue in w	hich P15 is t	he MSB. T	he LSB changes deper	nding on DVS and SNS.			
								(* : don't o	care)			
			DVS	SNS	LSB	Set divis	sior (N)	Actual divisior]			
			1	*	P0	272 to (65535	Twice the set value				
			0	1	P0	272 to (The set value				
	Programmable		0	0	P4	4 to 4		The set value				
	divider data	*15				, P0 to P3 ar						
(1)						•	Ü	mable divider (FMIN or	AMIN) and switch the			
	P0 to P15			uency ra	_		- p 3	(,,			
	DVS, SNS	· '			J -			(* :	: don't care)			
			DVS	SNS	Input	pin F	requency r	ange accepted by the i				
			1	*	FM	-	. ,	10 to 160MHz				
			0	1	AM			2 to 40MHz				
			0	0	AM			0.5 to 10MHz				
		* Se				I	le Divider"	section for details.				
				e frequer			ie Dividei	section for details.				
			R3	R2	R1	R0		Reference frequency				
		-				-						
			0	0	0	0		100 kHz				
			0	0	0	1		50				
			0	0	1	0		25 25				
			0	0	1 0	1						
			0	1 1	0	0		12.5 6.25				
					1	0		3.125				
			0	1								
		0 1 1 1 3.125										
	Reference divider		1	0	0	1		9				
	data		1	0	1	0		5				
(2)			1	0								
	R0 to R3		1	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
	XS		1 1 0 0 1 3									
			1	1	1	0	* PLL	INHIBIT+X'tal OSC ST	TOP			
		-	1	1	1	1		* PLL INHIBIT				
		L				'		T LL IIVIIIDII				
				SIT mode		mahla divida	r and the I	E agustor blook are etc	opped, the FMIN, AMIN,			
					_			charge pump output g				
					pulled u	own to groun	iiu, aiiu iiie	charge pump output g	goes to the riight-			
			impedance state. • Crystal oscillator element selection data									
		X										
				7.2MHz								
		No	ote that	7.2 MHz	is selec	ted after a p	ower on re	eset.				
		• IF	counte	r measui	rement s	tart commar	nd data					
		С	TE = 1	: Starts	the cour	iter						
		С	TE = 0	: Resets	the cou	nter						
	IF counter control	• IF	counte	r measuı	ement t	me.						
(0)	data		GT1	GT0	Mea	surement tin	ne	Wait time		150		
(3)	O 0 4 ms 3 to 4 ms									IFS		
	GT0, GT1		0	1		8		3 to 4				
	G10, G11		1	0		32		7 to 8				
		1 1 64 7 to 8										
		* Se	e the "S	Structure	of the II	Counter" s	ection for o	details.				
	I/O port setup data	• Sp	ecifies	input or	output fo	or the shared	function I	O pins (IO1 and IO2).				
(4)	I/O port setup data			: Input p								
	IOC1,IOC2			: Output								
	Output part data	• De	etermine	es the ou	itput sta	te of the BO	1 through E	3O4, IO1, and IO2 outp	out ports.			
(5)	Output port data BO1 to BO4	D)ata = 0	: Open						IOC1		
(3)	IO1,IO2	D)ata = 1	: Low lev	/el					IOC2		
	101,102	• Th	e data	is reset t	o 0, sett	ing the pins	to the oper	n state, after a power o	n reset.			
									Cont	inued on next page		

Continued on next page.

	ed from preceding page.		B
No.	Control block/data	Function	Related data
		Determines the DO pin output.	
		DOC2 DOC1 DOC0 DO pin state	
		0 0 0 Open	
		0 0 1 Low when the PLL is unlocked	
		0 1 0 end-UC*1	
		0 1 1 Open	
		1 0 0 Open The 101 pin state *2	
		1 0 1 The IO1 pin state *2 1 1 0 The IO2 pin state *2	
		1 1 0 The IO2 pin state *2	
		The open state is selected after a power on reset.	
		*1. end-UC: IF counter measurement end check	
	DO pin control data		UL0, UL1
		DO pin \\ \frac{1}{1}	CTE
(6)	DOC0		
	DOC1	(1) Count start (2) Count end CE:high	IOC1
	DOC2	, , , , , , , , , , , , , , , , , , ,	IOC2
		(1)When end-UC is selected and an IF count is started (by switching CTE from 0 to 1), the DO pin	
		automatically goes to the open state.	
		(2)When the IF counter measurement period completes, the DO pin goes to the low level, allowing	
		applications to test for the completion of the count period.	
		(3)The DO pin is set to the open state by performing a serial data input or output operation (when	
		the CE pin is set high).	
		*2. The DO pin will go to the open state if the corresponding IO pin is set up to be an output port. Note) During the data input period (the period that CE is high in IN1 or IN2 mode), the DO pin goes	
		to the open state regardless of the DO pin control data (DOC0 to DOC2). During the data	
		output period (the period that CE is high in OUT mode) the DO pin state reflects the internal	
		DO serial data in synchronization with the CL clock, regardless of the DO pin control data	
		(DOC0 to DOC2).	
		• Selects the width of the phase error (φE) detected for PLL lock state discrimination. The state is	
		taken to be unlocked if a phase error in excess of the detection width occurs.	
	Unlocked state	UL1 UL0	D000
(7)	detection data	0 0 Stop Open	DOC0 DOC1
(7)		0 1 0	DOC1
	UL0, UL1	1 0 ±0.55μs φE is extended by 1 to 2ms	5002
		1 1 ±1.11μs ↑	
		* When the PLL is unlocked, the DO pin goes low and UL in the serial data output is set to 0.	
		Controls the phase comparator dead zone	
	Phase comparator	DZ1 DZ0 Dead zone mode	
	control data	0 0 DZA	
(8)		0 1 DZB	
	DZ0, DZ1	1 0 DZC	
		1 1 DZD	
	Clock time base	Dead zone width: DZA < DZB < DZC < DZD Softing the TBC bit to 1 causes an 8 Hz clock time base signal with a 40% duty to be output from	
(9)	TBC	Setting the TBC bit to 1 causes an 8-Hz clock time base signal with a 40% duty to be output from the BO1 pin. (The BO1 data will be ignored.)	BO1
	100	Forcibly controls the charge pump output.	
		DLC Charge pump output	
	Charge pump		
(10)	control data	0 Normal operation 1 Forced Low	
()		* If the circuit deadlocks due to the VCO control voltage (Vtune) being 0 and the VCO being	
	DLC	stopped, applications can get out of the deadlocked state by setting the charge pump output to	
		low and setting Vtune to V _{CC} . (Deadlock clear circuit)	
	IF counter control	This data is normally set to 1. Setting this data to 0 sets the circuit to reduced input sensitivity	
(11)	data	mode, in which the sensitivity is reduced by about 10 to 30mV rms.	
` '	IFS	* See the "IF Counter Operation" section for details.	
		Test data	
	T	TESTO ¬	
(12)	Test data	TEST1 All these bits must be set to 0.	
	TEST0 to 2	TEST2	
		All these bits are set to 0 after a power on reset.	
(13)	DNC	This bit must be set to 0.	_

Structure of the DO Output Data (serial data output)

[3] OUT mode




Control Data Functions


No.	Control block/data	Function	Related data
(1)	I/O port data	Data latched from the I/O port IO1 or IO2 pin states. These bits reflect the pin states regardless of the I/O port mode (input or output). The data is latched at the point the circuit enters data output mode (OUT mode). I1 ← The IO1 pin state High: 1	IOC1 IOC2
(2)	PLL unlocked state data UL	 I2 ← The IO2 pin state	UL0 UL1
(3)	IF counter binary counter C19 to C0	Indicates the value of the IF counter (20-bit binary counter). C19 ← MSB of the binary counter C0 ← LSB of the binary counter	CTE GT0 GT1

1. Serial Data Input (IN1/IN2) tSU, tHD, tES, tEH, \geq 0.75 μ s tLC < 0.75 μ s

(1) CL: Normally high




(2) CL: Normally low




2. Serial Data Output (Out) tSU, tHD, tEL, tES, tEH, \geq 0.75 μ s tDC, tDH < 0.35 μ s

(1) CL: Normally high




(2) CL: Normally low




Note: The data conversion times (tpc and tph) depend on the value of the pull-up resistor and the printed circuit board capacitance since the DO pin is an n-channel open-drain circuit.

Serial Data Timing




When CL is Stopped at the Low Level



When CL is Stopped at the High Level

Structure of the Programmable Divider



	DVS	SNS	Input pin	Set divisor	Actual divisor	Input frequency range
(A)	1	*	FMIN	272 to 65535	Twice the set value	10 to 160MHz
(B)	0	1	AMIN	272 to 65535	The set value	2 to 40MHz
(C)	0	0	AMIN	4 to 4095	The set value	0.5 to 10MHz

^{*:} Don't care

Sample Programmable Divider Divisor Calculations

(1) For FM with a step size of 50kHz (DVS = 1, SNS = *: FMIN selected)

FM RF = 90.0MHz (IF + 10.7MHz)

FM VCO = 100.7MHz

PLL fref = 25kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7MHz (FM VCO) \div 25kHz (fref) \div 2 (for the FMIN 1/2 prescaler) = 2014 \rightarrow 07DE (hexadecimal)

_	E		_			<u> </u>	_			7	_		(
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
P0	<u>P</u>	P2	ЬЗ	P4	P5	P6	Ь7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	RO	2	R2	R3

(2) For SW with a step size of 5kHz (DVS = 0, SNS = 1: AMIN high-speed operation selected)

SW RF = 21.75 MHz (IF + 450 kHz)

SW VCO = 22.20MHz

PLL fref = 5kHz (R0 = R2 = 0, R1 = R3 = 1)

22.2MHz (SW VCO) \div 5kHz (fref) = 4440 \rightarrow 1158 (hexadecimal)

		3	_	_			_			1	_	_		1	_								
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
Po	P1	Ъ2	БЗ	P4	P5	P6	P7	8d	6d	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	SX	B0	R1	R2	R3

(3) For MW with a step size of 9kHz (DVS = 0, SNS = 0: AMIN low-speed operation selected)

MW RF = 1008kHz (IF + 450kHz)

WM VCO = 1458kHz


PLL fref = 9kHz (R0 = R3 = 1, R1 = R2 = 0)

1458 (MW VCO) \div 9kHz (fref) = 162 \rightarrow 0A2 (hexadecimal)

				_		2	_	_		<u> </u>	_	_)	_								
*	*	*	*	0	1	0	0	0	1	0	1	0	0	0	0	0	0			1	0	0	1
Po	Ы	P2	ЬЗ	P4	P5	P6	Ь7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	R0	R1	R2	R3

Structure of the IF Counter

The LC72121MA IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.



GT1	GT0	Measurement time		
		Measurement time (GT)	Wait time (t _{WU})	
0	0	4 ms	3 to 4 ms	
0	1	8	3 to 4	
1	0	32	7 to 8	
1	1	64	7 to 8	


The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

$$Fc = \frac{C}{GT}$$
 (C=Fc × GT) C: Counted value (the number of pulses)


IF Counter Frequency Measurement Examples

(1) When the measurement time (GT) is 32ms and the counted value (C) is 53980 (hexadecimal) or 342,400 (decimal).


IF frequency (Fc) = $342400 \div 32$ ms = 10.7MHz



(2) When the measurement time (GT) is 8ms and the counted value (C) is E10 (hexadecimal) or 3600 (decimal). IF frequency (FC) = $3600 \div 8ms = 450kHz$



IF Counter Operation



Applications must first, before starting an IF count operation reset the IF counter by setting CTE in the serial data to 0. The IF counter operation is started setting CTE in the serial data from 0 to 1. Although the serial data is latched by dropping the CE pin from high to low, the IF signal input to the IFIN pin must be provided within the wait time from the point CE goes low. Next, the readout of the IF counter after measurement is complete must be performed while CTE is still 1, since the counter will be reset if CTE is set to 0.

Note: If IF counting is used, applications must determine whether or not the IF IC SD (station detect) signal is present in the microcontroller software, and perform the IF count only if that signal is asserted. This is because autosearch techniques that use IF counting only are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

Note that the LC72121MA input sensitivity can be controlled with the IFS bit in the serial data. Reduced sensitivity mode (IFS = 0) must be selected when this IC is used in conjunction with an IF IC that does not provide an SD output and auto-search is implemented using only IF counting.

IFIN Minimum Sensitivity Standard

Note: Values in parentheses are actual performance values that are provided for reference purposes.

Unlocked State Detection

1. Unlocked state detection timing

Unlocked state detection is performed during the reference frequency (fref) period (interval). This means that a period at least as long as the period of the reference frequency is required to recognize the locked/unlocked state. However, applications must wait at least twice the period of the reference frequency immediately after changing the divisor (N) before checking the locked/unlocked state.




Figure 1 Unlocked State Detection Timing

For example, if fref is 1kHz (a period of 1ms) applications must wait at least 2 ms after the divisor N is changed before performing a locked/unlocked check.




Figure 2 Circuit Structure

2. Combining with Software





Figure 3 Combining with Software

3. Outputting the unlocked state data in the serial data

At the point of data output 1 in figure 3, the unlocked state data will indicate the unlocked state, since the VCO frequency is not stable (locked) yet. In cases such as this, the application should wait at least one whole period and then check again whether or not the frequency has stabilized with the data output 2 operation in the figure. Applications can implement even more reliable recognition of the locked state by performing several more checks of the state and requiring that the locked state be detected sequentially.

<Flowchart for Lock Detection>




4. Directly outputting the unlocked state to the DO pin

Since the unlocked state (high level when locked, low when unlocked) is output from the DO pin, applications can check for the locked state by waiting at least two reference frequency periods after changing the divisor N. However, in this case also, even more reliable recognition of the locked state can be achieved by performing several checks of the state and requiring that the locked state be detected sequentially.

Clock Time Base Usage Notes

When using the clock time base output function, the output pin (\overline{BOI}) pull-up resistor must have a value of over $100k\Omega$. The use of a Schmitt input in the microcontroller that accepts this signal is recommended to reduce chattering. This is to prevent degradation of the VCO C/N characteristics when combining with a loop filter that uses the internal transistor provided to form a low-pass filter. Although the ground for the clock time base output pin (V_{SSd}) and the ground for the transistor (V_{SSa}) are isolated internally on the chip, applications must take care to avoid ground loops and minimize current fluctuations in the time base pin to prevent degradation of the low-pass filter characteristics.



Other Items

(1) Notes on the phase comparator dead zone

DZ1	DZ0	Dead zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	0s
0	1	DZB	ON/ON	-0s
1	0	DZC	OFF/OFF	+0s
1	1	DZD	OFF/OFF	++0s
	0	0 0	0 0 DZA 0 1 DZB 1 0 DZC	0 0 DZA ON/ON 0 1 DZB ON/ON 1 0 DZC OFF/OFF

When the charge pump is used with one of the ON/ON modes, correction pulses are generated from the charge pump even if the PLL is locked. As a result, it is easy for the loop to become unstable, and special care is required in application design. The following problems can occur if an ON/ON mode is used.

- (1) Sidebands may be created by reference frequency leakage.
- (2) Sidebands may be created by low-frequency leakage due to the correction pulse envelope.

Although the loop is more stable when a dead zone is present (i.e. when an OFF/OFF mode is used), a dead zone makes it more difficult to achieve excellent C/N characteristics. On the other hand, while it is easy to achieve good C/N characteristics when there is no dead zone, achieving good loop stability is difficult. Accordingly, the DZA and DZB settings, in which there is no dead zone, can be effective in situations where a signal-to-noise ratio of 90 to 100dB or higher is required in FM reception, or where it is desirable to increase the pilot margin in AM stereo reception.

However, if such a high signal-to-noise ratio is not required for FM reception, if an adequate pilot margin can be acquired in AM stereo reception, or if AM stereo is not required, then either DZC or DZD, in which there is a dead zone, should be chosen.

Dead Zone

As shown in figure 1, the phase comparator compares a reference frequency (fr) with fp. As shown in figure 2, the phase comparator's characteristics consist of an output voltage (V) that is proportional to the phase difference ϕ . However, due to internal circuit delay and other factors, an actual circuit has a region (the dead zone, B) where the circuit cannot actually compare the phases. To implement a receiver with a high S/N ratio, it is desirable that this region be as small as possible. However, it is often desirable to have the dead zone be slightly wider in popularly-priced models. This is because in certain cases, such as when there is a strong RF input, popularly-priced models can suffer from mixer to VCO RF leakage that modulates the VCO. When the dead zone is small, the circuit outputs signals to correct this modulation and this output further modulates the VCO. This further modulation may then generate beats and the RF signal.




Figure 1 Figure 2

(2) Notes on the FMIN, AMIN, and IFIN pins

Coupling capacitors should be placed as close to their pin as possible. A capacitance of about 100pF is desirable for these capacitors. In particular, if the IFIN pin coupling capacitor is not held under 1000pF, the time to reach the bias level may become excessive and incorrect counts may result due to the relationship with the wait time.

(3) Notes on IF counting \rightarrow Use the SD signal in conjunction with IF counting

When counting the IF frequency, the microcontroller must determine the presence or absence of the IF IC SD (station detect) signal and turn on the IF counter buffer output and execute the IF count only if there is an SD signal. Autosearch techniques that only use the IF counter are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

(4) DO pin usage

The DO pin can be used for IF counter count completion checking and as an unlock detection output in addition to its use in data output mode. It is also possible to have the DO pin reflect the state of an input pin to input that state to the microcontroller.

(5) Power supply pins


Capacitors must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. These capacitors must be placed as close as possible to the V_{DD} and V_{SS} pins.

(6) VCO setup

Applications must be designed so that the VCO (local oscillator) does not stop, even if the control voltage (Vtune) goes to 0V. If it is possible for the oscillator to stop, the application must use the control data (DLC) to temporarily force Vtune to V_{CC} to prevent deadlock from occurring. (Deadlock clear circuit)

(7) Front end connection example


Since this product is designed with the relatively high resistance of $200k\Omega$ for the pulldown (on) resistors built in to the FMIN and AMIN pins, a common AM/FM local oscillator buffer can be used as shown in the following circuit.




(8) PD pin

Note that the charge pump output voltage is reduced when this IC, which is a 3-V system, is used to replace the LC72131K/KMA, which is a 5-V system. This means that since the loop gain is reduced, the loop filter constants, the lock time (SD wait time), and other related parameters must be reevaluated in the end product design.

Pin States after a Power on Reset



Sample Applications Circuit



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of March, 2012. Specifications and information herein are subject to change without notice.