MEMORY

CMOS

128 M-BIT (4-BANK \times 1 M-WORD \times 32-BIT) SINGLE DATA RATE I/F FCRAMTM

Consumer/Embedded Application Specific Memory for SiP

MB81ES123245-10

■ DESCRIPTION

The Fujitsu MB81ES123245 is a Single Data Rate Interface Fast Cycle Random Access Memory (FCRAM*) containing 134,217,728 memory cells accessible in a 32-bit format. The MB81ES123245 features a fully synchronous operation referenced to a positive clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB81ES123245 is utilized using a Fujitsu advanced FCRAM core technology and designed for low power consumption and low voltage operation than regular synchronous DRAM (SDRAM).

The MB81ES123245 is dedicated for SiP (System in a Package), and ideally suited for various embedded/consumer applications including digital AVs and image processing where a large band width and low power consumption memory is needed.

■ PRODUCT LINEUP

Parameter		MB81ES123245-10		
Clock Frequency (Max)	CL = 2	54 MHz		
Clock Frequency (Max)	CL = 3	108 MHz		
Burst Mode Cycle Time (Min)	CL = 2	18.5 ns		
Burst Wode Cycle Time (Will)	CL = 3	9.2 ns		
Access Time from CLK (Max)	CL = 2	9 ns		
Access Time Hom CER (Max)	CL = 3	7 ns		
Operating Current (Max) (64 page len	gth)	35 mA		
Power Down Mode Current (Max) (IDD	2PS)	0.5 mA		
Self-Refresh Current (Max)	Tj = +35 °C Max	200 μΑ		




^{*:} FCRAM is a trademark of Fujitsu Limited, Japan.

■ FEATURES

- 1 M word × 32 bit × 4 banks organization
- · Low power supply
 - V_{DD} : +1.7 V to +1.9 V
 - V_{DDQ} : +1.7 V to +1.9 V
- 1.8V CMOS I/O interface
- 4 K refresh cycles every 64 ms
- Auto- and Self-refresh
- Four banks operation
- Programmable burst type, burst length, and CAS Latency
- Burst read/write operation and burst read/single write operation capability
- Programmable page length function
- Programmable Partial Array Self-Refresh (PASR)
- Programmable Driver Strength (DS)
- Deep power down mode
- Junction temperature (Tj) : -25 °C to +95 °C
- CKE power down mode
- Output enable and input data mask
- Self burn-in function for TEST
- Built In Self Test (BIST) function for TEST

■ PAD LAYOUT




■ PAD DESCRIPTIONS

Symbol		Functio	n						
V _{DDQ} , V _{DD}	Supply Voltage	Supply Voltage							
DQ ₃₁ to DQ ₀	Data I/O	Data I/O							
Vssq, Vss	Ground	Ground							
WE (WEB)	Write Enable								
CAS (CASB)	Column Address Strot	ое							
RAS (RASB)	Row Address Strobe								
CS (CSB)	Chip Select	Chip Select							
BA ₁ , BA ₀	Bank Select (Bank Address)								
AP	Auto Precharge Enabl	le							
			Row	Column					
A +0 A *	A dalya oo laasat	256 page	A ₁₁ to A ₀	A ₇ to A ₀					
A ₁₃ to A ₀ *	Address Input	128 page	A ₁₂ to A ₀	A ₆ to A ₀					
		64 page	A ₁₃ to A ₀	A ₅ to A ₀					
CKE	Clock Enable								
CLK	Clock Input								
DQM₃ to DQM₀	Input Mask/Output En	able							
_	Don't Bond								

^{*:} A₁₂ must be connected to V_{SS} in 256 page length mode. A₁₃ must be connected to V_{SS} in 256 page length mode and 128 page length mode.

■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE *1

1. COMMAND TRUTH TABLE *2, *3, *4

Function	Command	Cł	KE	CS	DAG	CAS	WE	ВА	A 10	Address
FullClion	Command	n-1	n	CS	nAS	CAS	WE	DA	(AP)	(Except for A ₁₀)
Device Deselect *5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation *5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst Stop *6, *7	BST	Н	Х	L	Н	Н	L	Х	Х	Х
Read*7	READ	Н	Х	L	Н	L	Н	V	L	Column Address
Read with Auto-precharge *7	READA	Н	Х	L	Н	L	Н	V	Н	Column Address
Write *7	WRIT	Н	Х	L	Н	L	L	V	L	Column Address
Write with Auto-precharge *7	WRITA	Н	Х	L	Н	L	L	V	Н	Column Address
Bank Active *8	ACTV	Н	Х	L	L	Н	Н	V	Row Address	
Precharge Single Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Precharge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set *9, *10	MRS	Н	Х	L	L	L	L	V	V	V

*1 : V = Valid, $L = V_{IL}$, $H = V_{IH}$, $X = either V_{IL}$ or V_{IH} .

Row Address

256 page length : A_{11} to A_0 128 page length : A_{12} to A_0 64 page length : A_{13} to A_0

Column Address

256 page length : A_7 to A_0 128 page length : A_6 to A_0 64 page length : A_5 to A_0

- *2 : All commands assume no CSUS command on previous rising edge of clock.
- *3 : All commands are assumed to be valid state transitions.
- *4 : All inputs are latched on the rising edge of clock.
- *5 : NOP and DESL commands have the same effect. Unless specifically noted, NOP will represent both NOP and DESL command in later description.
- *6: When the current state is idle and CKE = L, BST command will represent Deep Power Down command. Refer to "1. COMMAND TRUTH TABLE" and "3. CKE TRUTH TABLE".
- *7 : READ, READA, WRIT, WRITA and BST commands should only be issued after the corresponding bank has been activated (ACTV command) . Refer to "■STATE DIAGRAM".
- *8 : ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command) .
- *9 : Required after power up. Refer to "22. POWER-UP INITIALIZATION" in section "■FUNCTIONAL DESCRIPTION".
- *10 : MRS command should only be issued after all banks have been precharged (PRE or PALL command) . Refer to "■STATE DIAGRAM".

2. DQM TRUTH TABLE

Function	Symbol	CI	DQMi*1, *2	
i unction	Symbol	n-1	n	DQIVII ,
Data Write/Output Enable	ENBi *1	Н	X	L
Data Mask/Output Disable	MASKi *1	Н	Х	Н

^{*1:} i = 0, 1, 2, 3

3. CKE TRUTH TABLE *1

Outstand Obobs	F	0	Cl	KE	CS	DAC	CAS	WE	DA	A 10	Address
Current State	Function	Command	n-1	n	CS	RAS	CAS	WE	ВА	(AP)	(Except for A ₁₀)
Bank Active	Clock Suspend Mode Entry *2	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue *2	_	L	L	Х	Х	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit	_	L	Ι	X	Х	Х	Χ	Χ	Х	Х
Idle	Auto-refresh Command *3	REF	Н	Ι	Ш	L	L	Η	Χ	Х	Х
Idle	Self-refresh Entry *3, *4	SELF	Н	ا	Ы	L	L	Η	Χ	Х	Х
Self Refresh	Self-refresh Exit *5	SELFX	L	Τ	L	Н	Н	Ι	Χ	Х	Χ
Och Hellesh	OCII TOITOSIT EXIL	OLLIX	L	Н	Н	Х	Χ	Χ	Χ	Х	Χ
Idle	Power Down Entry	PD	Η	Ш	┙	Н	Н	Ι	Χ	Х	Χ
lale	*3, *4		Н	L	Н	Х	Χ	Χ	Χ	Χ	Χ
Power Down	Power Down Exit	PDX	L	Н	L	Н	Н	Н	Х	Х	Χ
Fower Down	Fower Down Exit	FDX	L	Н	Н	Х	Х	Х	Х	Х	Х
Idle	Deep Power Down Entry *3, *4	DPD	Н	L	L	Н	Н	L	Х	Х	Х
Deep Power	Deep Power Down	DPDX	L	Н	L	Н	Н	Н	Х	Х	Х
Down	Exit	DIDA	L	Н	Н	Х	Х	Х	Х	Х	Х

*1: Address: A₁₁ to A₀ @256 page length mode

: A_{12} to A_0 @ 128 page length mode : A_{13} to A_0 @ 64 page length mode

*2: The CSUS command requires that at least one bank is active. Refer to "■STATE DIAGRAM".

*3: REF, SELF, PD and DPD commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to "■STATE DIAGRAM".

*4: SELF, PD and DPD commands should only be issued after the last read data have been appeared on DQ.

*5: CKE should be held High during treet period after toksp.

^{*2:} DQM₀, DQM₁, DQM₂ and DQM₃ controls DQ₇ to DQ₀, DQ₁₅ to DQ₈, DQ₂₃ to DQ₁₆, and DQ₃₁ to DQ₂₄, respectively.

4. OPERATION COMMAND TABLE (single bank operation) *1

Current State	CS	RAS	CAS	WE	Address	Command	Function	
	Н	Χ	Χ	Χ	Х	DESL		
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	Н	L	Х	BST		
	L	Н	L	Н	BA, CA, AP	READ/READA	Illagal *2	
Idle	L	Н	L	L	BA, CA, AP	WRIT/WRITA	· Illegal *2	
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD	
-	L	L	Н	L	BA, AP	PRE/PALL	NOP *5	
-	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3, *6	
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after tasc) *3, *7	
	Н	Χ	Χ	Χ	Х	DESL		
-	L	Н	Н	Н	Х	NOP	NOP	
-	L	Н	Н	L	Х	BST		
-	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP	
Bank Active	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP	
Barne / touvo	L	L	Н	Н	BA, RA	ACTV	Illegal *2	
	L	L	Н	L	BA, AP	PRE/PALL	Begin Precharge; Determine Precharge Type	
	L	L	L	Н	Х	REF/SELF	Manal	
-	L	L	L	L	MODE	MRS	Illegal	
	Н	Χ	Χ	Х	Х	DESL	NOP (Continue Burst to End \rightarrow	
	L	Н	Н	Н	Х	NOP	Bank Active)	
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active	
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP	
Read	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; Determine AP *4	
	L	L	Н	Н	BA, RA	ACTV	Illegal *2	
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle	
	L	L	L	Н	Х	REF/SELF	Illogal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	CS	RAS	CAS	WE	Address	Command	Function
	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow
	L	Н	Н	Н	Х	NOP	Bank Active)
	L	Н	Н	L	Х	BST	$Burst\;Stop\toBank\;Active$
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP *4
Write	L	Н	L	L			Terminate Burst, New Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge \rightarrow Idle
	L	L	L	Н	Х	REF/SELF	Illogol
	L	L	L	L	MODE	MRS	Illegal
	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow
	L	Н	Н	Н	Х	NOP	$Precharge \to Idle)$
	L	Н	Н	L	Х	BST	Illegal
Read with	L	Н	L	Н	BA, CA, AP	READ/READA	
Auto-	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
precharge	L	L	Н	Н	BA, RA	ACTV	Tillegal -
	L	L	Н	L	BA, AP	PRE/PALL	
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Tillegal
	Н	Х	Х	Χ	Х	DESL	NOP (Continue Burst to End \rightarrow
	L	Н	Н	Н	Х	NOP	$Precharge \to Idle)$
	L	Н	Н	L	Х	BST	Illegal
Write with	L	Н	L	Η	BA, CA, AP	READ/READA	
Auto-	L	Н	H L L BA, (BA, CA, AP	WRIT/WRITA	Illegal *2
precharge	L	L	Н	Н	BA, RA	ACTV	Illogal
	L	L	Н	L	BA, AP	PRE/PALL	
	L	L	L	Н	X	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	(Continued)

(Continued)

(Continued)

Current State	CS	RAS	CAS	WE	Address	Command	Function		
	Н	Х	Х	Χ	Х	DESL	NOP (Idle after tnp)		
	L	Н	Н	Н	Х	NOP	TNOP (lule allel thr)		
	L	Н	Н	L	Х	BST	NOP (Idle after t _{RP}) *8		
	L	Н	L	Н	BA, CA, AP	READ/READA			
Precharging	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2		
i roonarging	L	L	Н	Н	BA, RA	ACTV			
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank) *5		
	L	L	L	Н	Х	REF/SELF	Illagal		
	L	L	L	L	MODE	MRS	- Illegal		
	Н	Х	Х	Χ	Х	DESL			
	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)		
	L	Н	Н	L	Х	BST			
L	L	Н	L	Н	BA, CA, AP	READ/READA			
Bank Activating	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illogol *2		
riouvaing	L	L	Н	Н	BA, RA	ACTV	- Illegal *2		
	L	L	Н	L	BA, AP	PRE/PALL			
	L	L	L	Н	Х	REF/SELF	Illogol		
	L	L	L	L	MODE	MRS	- Illegal		
	Н	Х	Х	Х	Х	DESL	NOP (Idle after tac)		
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after tac) *8		
Refreshing	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA			
110.100	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal		
	L	L	L	Х	Х	REF/SELF/ MRS			
	Н	Х	Х	Χ	Х	DESL	NOD (Idle offers)		
	L	Н	Н	Н	Х	NOP	NOP (Idle after tasc)		
Mode	L	Н	Н	L	Х	BST			
Register Setting	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal		
	L	L	Х	Х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS			

RA = Row Address BA = Bank Address CA = Column Address AP = Auto Precharge

- *1: When a command is input, CKE should be held High from the preceding clock cycle. If any illegal command is asserted, following command operation and data cannot be guaranteed. If the illegal command is input, the power-up initialization is needed again.
- *2: Illegal to bank in the specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- *3: Illegal if any bank is not idle.
- *4: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

 Refer to "7. READ INTERRUPTED BY PRECHARGE (EXAMPLE @ BL = 4)" and "12. WRITE TO READ TIMING (EXAMPLE @ CL = 3, BL = 4)" in section "■TIMING DIAGRAMS".
- *5: NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- *6: SELF command should only be issued after the last read data have been appeared on DQ.
- *7: MRS command should only be issued on condition that all DQ are in High-Z.
- *8: BST command should only be issued with CKE = High.

5. COMMAND TRUTH TABLE FOR CKE *1

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Address	Function	
	Н	Х	Х	Х	Х	Х	Х	Invalid	
	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh	
Self-	L	Н	L	Н	Н	Н	Х	(Self-refresh Recovery → Idle after tnc)	
refresh	L	Н	L	Н	Н	L	Х		
	L	Н	L	Н	L	Х	Х	Illegal	
	L	Н	L	L	Х	Х	Х		
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)	
	L	Х	Х	Х	Х	Х	Х	Invalid	
	Н	Н	Н	Х	Х	Х	Х	Idle ofter to	
	Н	Н	L	Н	Н	Н	Х	Idle after tac	
Self- refresh	Н	Н	L	Н	Н	L	Х		
Recovery	Н	I H L H L X X	- 						
-	Н	Н	L	L	Х	Х	Х	- Illegal	
	Н	Н	Χ	Х	Х	Х	Х	1	
	Н	L	Х	Х	Х	Х	Х	Illegal *2	
	Н	Х	Х	Х	Х	Х	Х	Invalid	
	L	Н	Н	Х	Х	Х	Х	Exit Power Down Mode → Idle	
Power	L	Н	L	Н	Н	Н	Х	- Exit Fower Down Wode → Idie	
Down	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)	
	L	Н	L	L	Х	Х	Х	Illegal	
	L	Н	L	Н	L	Х	Х	- Illegal	
	Н	Χ	Х	Х	Х	Х	Х	Invalid	
	L	Н	Н	Х	Х	Х	Х	Exit Deep Power Down Mode →	
Deep Power	L	Н	L	Н	Н	Н	Х	Idle *3	
Down Power	•	Х	Х	Х	Х	Х	NOP (Maintain Deep Power Down Mode)		
	L	Н	L	L	Х	Х	Х	Illogol	
	L	Н	L	Н	L	Χ	Х	- Illegal	

(Continued)

(Continued)

Current State	CKE n-1	CKE n	<u>cs</u>	RAS	CAS	WE	Address	Function
Bank Active	Н	Н	Х	х	Х	Х	Х	Refer to "4. Operation Command Table".
Bank Activating Read/Write All Banks Idle	Н	L	Х	Х	Х	Х	Х	Refer to "4. Operation Command Table". Start Clock Suspend next cycle
	L	х	X	Х	Х	X	Х	Invalid
Precharging	Н	Н	Х	х	Х	Х	Х	Refer to "4. Operation Command Table".
	Н	L	L	Н	Н	L	Х	Illegal
	Н	L	Н	Х	Х	Х	Х	
Refreshing	Н	L	L	L	Х	Х	Х	Refer to "4. Operation Command
	Н	L	L	Н	L	Х	Х	Table".
	Н	L	L	Н	Н	Н	Х	
	L	Х	Х	Х	Х	Х	Х	Invalid
	Н	Х	Х	Х	Х	Х	Х	Invalid
Clock Suspend	L	Н	Χ	Х	Х	Χ	Χ	Exit Clock Suspend next cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
A Ola la	L	Х	Х	Х	Х	Х	Х	Invalid
Any State Other Than Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to "4. Operation Command Table".
	Н	L	Х	Х	Х	Х	Х	Illegal

^{*1:} All entries are specified at CKE (n) state. CKE input must satisfy corresponding set up and hold time for CKE.

^{*2 :} CKE should be held High during treed period.

^{*3:} After deep power down exit, it requires "19. DEEP POWER DOWN EXIT" procedure in section "■TIMING DIAGRAMS".

■ FUNCTIONAL DESCRIPTION

1. SDR I/F FCRAM BASIC FUNCTION

This SDR I/F FCRAMs have major three features of which are the same functions as conventional SDRAMs: "synchronized operation", "burst mode", and "mode register" for setting the operation mode. The MB81ES123245 are compatible with conventional SDRAMs regarding the basic electrical function and interface.

The synchronized operation is the fundamental function. An MB81ES123245 requires an external clock input (CLK) for the synchronization. Each operation of MB81ES123245 is determined by commands and all operations function synchronizing with the rising edge of the clock.

The burst mode is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The mode register is to justify the MB81ES123245 operation and function into desired system conditions. Refer to "■MODE REGISTER TABLE".

2. FCRAM

The MB81ES123245 utilizes FCRAM core technology. The FCRAM is an acronym of Fast Cycle Random Access Memory, which provides very fast random cycle time, low latency and low power consumption than conventional SDRAMs.

3. CLOCK INPUT (CLK) and CLOCK ENABLE (CKE)

All input and output signals of MB81ES123245 use register type buffers. A CLK is used as a trigger for the registers and internal burst counter increment. All inputs are latched by a rising edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal, and controls an internal clock generator. CKE is latched at the rising edge of CLK. It is required to set High one clock cycle before the command input cycle. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged) , the Power Down mode is entered with CKE = Low and this will make low standby current. The standby current of the Deep Power Down mode is lower than that of the Power Down mode. This mode is entered with CKE = Low, $\overline{RAS} = \overline{CAS} = High$ and $\overline{WE} = Low$.

4. CHIP SELECT (CS)

CS enables all commands inputs, RAS, CAS, WE, and address input. When CS is High, command signals are negated but internal operation such as burst cycle are not stopped. If such a control isn't needed, CS can be tied to ground level.

5. COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply MB81ES123245 operation, such as Row address strobe by RAS. Instead, a combination of RAS, CAS, and WE input referring CS input at a rising edge of the CLK determines MB81ES123245 operation. Refer to "1. COMMAND TRUTH TABLE" in section "■FUNCTIONAL TRUTH TABLE."

6. ADDRESS INPUT (A₁₃ to A₀)

Address input selects an arbitrary location of a total of 1,048,576 words of each memory cell matrix. Row address field defined by selected page length is as follows: 256 page length = A_{11} to A_0 , 128 page length = A_{12} to A_0 , 64 page length = A_{13} to A_0 . Total twenty address input signals by a combination of row address and column address are required to decode a matrix. MB81ES123245 adopts an address multiplexer in order to reduce the pin count of the address line. The row address is first latched by the Bank Active command (ACTV), and the column address is then latched by a column address strobe command of either the Read command (READ or READA) or the Write command (WRIT or WRITA).

7. BANK SELECT (BA₁, BA₀)

This MB81ES123245 has four banks and each bank is organized as 1 M words by 32-bit. Bank selection by BA occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

8. DATA I/O (DQ31 to DQ0)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac; Time from the bank active command when trace (Min) is satisfied. (This parameter is reference only.)

tcac; Time from the read command when tRCD is greater than tRCD (Min). (This parameter is reference only.)

tac ; Time from the rising clock edge after trac and tcac.

The polarity of the output data is identical to that of the input data. Data valid period is between access time (determined by the three conditions above) and the next rising clock edge plus output hold time (toh).

9. INPUT MASK/OUTPUT ENABLE (DQM₃ to DQM₀)

DQM is an active high enable input and has an output disable and input mask function. When DQM = High is latched during burst cycle, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type. DQM₀, DQM₁, DQM₂, DQM₃, controls DQ₇ to DQ₀, DQ₁₅ to DQ₈, DQ₂₃ to DQ₁₆, DQ₃₁ to DQ₂₄, respectively.

10. BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same row address and by automatic strobing column address. Access time and cycle time of burst mode is specified as tac and tok, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary or full column. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required.

Current Stage	Next Stage	Method (Assert the following command)				
Burst Read	Burst Read		Read Command			
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)			
buist nead	Duist Write	2nd Step	Write Command after lowd			
Burst Write	Burst Write		Write Command			
Burst Write	Burst Read		Read Command			
Burst Read	Precharge		Precharge Command			
Burst Write	Precharge		Precharge Command			

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns + 1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (=0). The interleave mode is a scrambled decoding scheme for A_2 and A_0 . If the first access of column address is even (the least significant bit is 0), the next address will be odd (the least significant bit is 1), or vice-versa. When the full column burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

Burst Length	Starting Column Address A ₂ A ₁ A ₀	Sequential Mode	Interleave Mode
2	X X 0	0 – 1	0 – 1
	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1 - 2 - 3 - 0	1 - 0 - 3 - 2
4	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

11. FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode executes by automatically strobing the column address while keeping the same row address. If burst mode reaches the end of column address, then it wraps around to the first column address (=0) and continues to count until interrupted by the new read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) commands. The selection of Auto-precharge option is illegal during the full column burst operation.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When a read mode is interrupted by the BST command, the output will be in High-Z. For the detailed rule, please refer to "8. READ INTERRUPTED BY BURST STOP (EXAMPLE @CL = 3, BL = Full Column" in section "■TIMING DIAGRAMS". When a write mode is interrupted by the BST command, the data to be input at the same time with the BST command will be ignored.

12. BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

13. PROGRAMMABLE PAGE LENGTH FUNCTION

The programmable page length function provides lower operation current than regular SDRAM. Page length is selected by Mode Register Set, and the composition of the row address field and column address field are defined for selected page length as below.

	Row address	Column address
256 page length	A ₁₁ to A ₀	A ₇ to A ₀
128 page length	A ₁₂ to A ₀	A ₆ to A ₀
64 page length	A ₁₃ to A ₀	A ₅ to A ₀

Row/column address allocation at each page length is shown as the following table. For example, A₁₃ (row address) at 64 page length mode is corresponded to A₆ (column address) at 128 page length mode.

64 page	Row	Row: A ₁₃ to A ₀													Column : A₅ to A₀					
length	0	1	2	3	4	5	6	7	8	9	10	11	12	13	5	4	3	2	1	0
128 page	128 page Row : A ₁₂ to A ₀									Column : A ₆ to A ₀										
length	0	1	2	3	4	5	6	7	8	9	10	11	12	6	5	4	3	2	1	0
256 page	Row	/ : A ₁₁	to A	0													Со	lumn	: A7 t	o Ao
length	0	1	2	3	4	5	6	7	8	9	10	11	7	6	5	4	3	2	1	0

14. PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

The MB81ES123245 memory core is the same as conventional SDRAMs, requiring precharge and refresh operations. Precharge rewrites the bit line and resets the internal row address line. With the Precharge command (PRE), MB81ES123245 will automatically be in a standby state after precharge time (tRP). The precharged bank is selected by combination of AP and BA when Precharge command is asserted. If AP = High, all banks are precharged regardless of BA (PALL command). If AP = Low, a bank to be selected by BA is precharged (PRE command). The Auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion. This Auto-precharge is entered by setting AP = High when a read or write command is asserted. Refer to "1. COMMAND TRUTH TABLE" in section "■FUNCTIONAL TRUTH TABLE".

15. AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The MB81ES123245 Auto-refresh command (REF) generates Precharge command internally. All banks of MB81ES123245 should be precharged prior to asserting the Auto-refresh command. The Auto-refresh command should also be asserted every 15.6 μ s or a total 4,096 refresh commands within every 64 ms period to ensure data stored.

16. SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by the Self-refresh Exit command (SELFX) . The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF) . Once MB81ES123245 enters the Self-refresh mode, all inputs except for CKE will be in a "don't care" state (High or Low) and all outputs will be in a High-Z state.

During the Self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 4,096 Auto-refresh commands within 2 ms must be asserted prior to the Self-refresh mode entry.

17. SELF-REFRESH EXIT (SELFX)

To exit Self-refresh mode, apply the Self-refresh Exit command (SELFX) after minimum token from CKE brought High. After SELFX, the No Operation command (NOP) or the Deselect command (DESL) should be asserted during treef period. CKE should be held High during treef period after token Refer to "16. SELF-REFRESH ENTRY AND EXIT" in section "TIMING DIAGRAMS" for the detail. It is recommended to assert the Auto-refresh command just after the treef period to prevent row addresses not to be refreshed.

Note: When the burst refresh method is used, a total of 4,096 Auto-refresh commands within 2 ms must be asserted after the Self-refresh Exit.

18. MODE REGISTER SET (MRS)

The mode register of MB81ES123245 provides a variety of different operations. The register consists of five operation fields: Burst Length, Burst Type, CAS Latency, Operation Code and Page Length. Refer to "■MODE REGISTER TABLE". The mode register can be programmed by the Mode Register Set command (MRS). Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command. MRS command should only be issued on condition that all DQ is in High-Z. The condition of the mode register is undefined after the power-up stage. Set each field after initialization of this device. Refer to "22. POWER-UP INITIALIZATION".

19. EXTENDED MODE REGISTER SET (EMRS)

The extended mode register consists of two operation fields: Partial Array Self Refresh (PASR) and Driver Strength (DS). Refer to "

MODE REGISTER TABLE". The state of the extended mode register is undefined after the Power-up stage. Set each field after initialization. Refer to "22. POWER-UP INITIALIZATION".

20. PARTIAL ARRAY SELF-REFRESH (PASR)

Partial Array Self-Refresh is a function that limits the memory array size to be refreshed during self-refresh in order to reduce the self-refresh current. Data outside the defined area will not be retained.

21. DRIVER STRENGTH (DS)

This function is to adjust the driver strength of the data output.

22. POWER-UP INITIALIZATION

The state of MB81ES123245 internal conditions after power-up will be undefined. Follow the following Power On Sequence to execute read or write operation.


- 1. Apply power (V_{DD} should be applied before or in parallel with V_{DDQ}) and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 300 μs.
- 3. Precharge all banks by single bank precharge command (PRE) or all banks precharge command (PALL) .
- 4. Assert minimum of 2 Auto-refresh commands (REF).
- 5. Program the mode register by Mode Register Set command (MRS).
- 6. Program the extended mode register by Extended Mode Register Set command (EMRS).

In addition, it is recommended DQM and CKE track V_{DD} to insure that output is High-Z state. The Mode Register Set command (MRS) and Extended Mode Register Set command (EMRS) can also be set before 2 Auto-refresh commands (REF) .

23. AUTOMATIC TEMPERATURE COMPENSATED SELF-REFRESH (ATCSR)

The MB81ES123245 has an ATCSR feature for low-power self-refresh current at room temperature.

■ STATE DIAGRAM



■ BANK OPERATION COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

Second command (same bank) First command	MRS	ACTV	READ	*4 READA	WRIT	*4 WRITA	PRE	PALL	REF	SELF	BST
MRS	trsc	trsc	_	_	_	_	t RSC	trsc	t RSC	trsc	t RSC
ACTV	_		t RCD	trcd	tRCD	tRCD	t ras	tras	_	_	1
READ	_	_	1	1	*5 1	*5 1	*4 1	*4 1		_	1
READA	*1, *2 BL + t RP	BL + t _{RP}		_	_	_	*4 BL + t _{RP}	*4 BL + t _{RP}	*2 BL + t _{RP}	*2, *7 BL + t _{RP}	_
WRIT	_	_	twr	twn	1	1	*4 t dpl	*4 t dpl		_	1
WRITA	*2 BL-1 + t _{DAL}	BL-1 + tdal	_	_			*4 BL-1 + t _{DAL}	*4 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	_
PRE	*2, *3 t RP	t _{RP}	_			_	1	*4 1	*2 t RP	*2, *6 t RP	1
PALL	*3 t RP	t _{RP}	_			_	1	1	t RP	*6 t RP	1
REF	trc	trc	_	_	_	_	t RC	trc	t RC	t RC	trc
SELFX	t RC	t RC	—			_	t RC	t RC	t RC	t RC	trc

^{-:} Illegal Command

^{*1 :} If t_{RP} (Min) < CL \times tck, minimum latency is a sum of (BL + CL) \times tck.

^{*2 :} Assume all banks are in Idle state.

^{*3 :} Assume output is in High-Z state.

^{*4:} Assume tras (Min) is satisfied.

^{*5 :} Assume no I/O conflict.

^{*6 :} Assume after the last data have been appeared on DQ.

^{*7 :} If t_{RP} (Min) < (CL - 1) \times tck, minimum latency is a sum of (BL + CL - 1) \times tck.

MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second command											
(other bank)	MDC	ACTV	*5 READ	*5,*6 READA	*5 WRIT	*5, *6 WRITA	PRE	PALL	REF	SELF	BST
First command											
MRS	t RSC	t RSC				—	trsc	trsc	trsc	trsc	trsc
ACTV		*2	*7	*7	*7	*7	*6, *7	*7			1
AOTV		t RRD	1	1	1	1	1	t ras			•
READ		*2, *4	1	1	*10	*10	*6	*6			1
112/10		1	'		1	1	1	1			
	*1, *2	*2 *4	*6	*6	*6 *10	*6 *10	*6	*6	*2	*2, *9	
READA	BL + t _{RP}	1	1	1	1	1	1	BL + t _{RP}	BL + t _{RP}	BL + t _{RP}	_
WRIT		*2, *4	1	1	1	1	*6	*6			1
VVI 11 1		1	'	'	'	'	1	t DPL			•
	*2	*2 *4	*6	*6	*6	*6	*6	*6	*2	*2	
WRITA	BL-1	1	1	1	1	1	1	BL-1	BL-1	BL-1	
	+ tdal							+ tdal	+ tdal	+ tdal	
PRE	*2, *3	*2, *4	*7	*7	*7	*7	*6, *7	*7	*2	*2, *8	1
	t RP	1	1	1	1	1	1	1	t RP	t RP	-
PALL	*3	t _{RP}					1	1	t RP	*8	1
	t _{RP}									t _{RP}	
REF	t RC	t RC		_	_	_	t RC	t RC	t RC	t RC	t RC
SELFX	trc	trc	_		_	_	trc	trc	trc	trc	trc

—: Illegal Command

*1 : If t_{RP} (Min) < $CL \times t_{CK}$, minimum latency is a sum of (BL + CL) $\times t_{CK}$.

*2 : Assume bank of the object is in Idle state.

*3 : Assume output is in High-Z state.

*4 : trrd (Min) of other bank (second command will be asserted) is satisfied.

*5 : Assume other bank is in active, read or write state.

*6 : Assume tras (Min) is satisfied.


*7 : Assume other banks are not in READA/WRITA state.

*8 : Assume after the last data have been appeared on DQ.

*9 : If t_{RP} (Min) < (CL - 1) \times tck, minimum latency is a sum of (BL + CL - 1) \times tck.

*10 : Assume no I/O conflict.

■ MODE REGISTER TABLE



BA ₁	BA ₀	A 13 ^{*5}	A 12*4	A 11	A 10	A 9	A 8	A 7	A 6	A 5	A 4	Аз	A 2	A 1	Αo	ADDRESS
1	0	0	0	0	0	0	0	0	D	S	0	0	ı	PASF	}	EXTENDED MODE REGISTER

A 6	A 5	Driver Strength
0	0	100% (Normal)
0	1	70%
1	0	60%
1	1	30%

A 2	A ₁	Ao	SELF REFRESH AREA
0	0	0	128 M bit
0	0	1	64 M bit (BA ₁ = 0)
0	1	0	Reserved
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

- *1. When $A_9 = 1$, burst length at Write is always one regardless of BL value.
- *2. BL = 1 and Full column are not applicable to the interleave mode.
- *3. $A_7 = 1$ and $A_8 = 1$ are reserved for vendor test.
- *4. A₁₂ should be connected to GND at 256 page length mode.
- *5. A₁₃ should be connected to GND at 128 and 256 page length mode.

■ ABSOLUTE MAXIMUM RATINGS


Parameter	Cumbal	Rat	ting	Unit
Parameter	Symbol	Min	Max	Offic
Supply Voltage*	V _{DD} , V _{DDQ}	- 0.5	+ 2.6	V
Input/Output Voltage*	VIN, VOUT	- 0.5	+ 2.6	V
Short Circuit Output Current	Іоит	- 50	+ 50	mA
Power Dissipation	Po	_	1.0	W
Storage Temperature	Тѕтс	– 55	+ 125	°C

^{*:} All voltages are referenced to Vss.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value		Unit
Faiailletei	Syllibol	Min	Тур	Max	Ollit
Supply Voltage	VDD, VDDQ	1.7	1.8	1.9	V
Supply Voltage	Vss, Vssq	0	0	0	V
Input High Voltage *1	VIH	$V_{\text{DDQ}} \times 0.8$	_	$V_{DDQ} + 0.3$	V
Input Low Voltage *2	VıL	- 0.3	_	$V_{\text{DDQ}} \times 0.2$	V
Junction Temperature *3	Tj	- 25	_	+ 95	°C



*3: The maximum junction temperature of FCRAM (Tj) should not be more than +95 °C.

Tj is represented by the power consumption of FCRAM (P_{FCRAM}) and Logic LSI (P_D), the thermal resistance of the package (θ ja), and the maximum ambient temperature of the SiP (Tamax).

 $\Sigma \text{ pmax}[W] = P_{\text{FCRAM}} + P_{\text{D}}$ Timax[°C] = Tamax[°C] + θ ja[°C/W] × Σ pmax[W]

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ CAPACITANCE

 $(T_a = +25 \, {}^{\circ}C, \, f = 1 \, MHz)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance, Except for CLK	C _{IN1}	1.5	_	3.0	pF
Input Capacitance for CLK	C _{IN2}	1.5		3.0	pF
I/O Capacitance	Cı/o	2.0	_	4.0	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) *1, *2, *3

Dorometer	Cymbol	Condition		Val	ue	Unit
Parameter	Symbol	Condition		Min	Max	Unit
Output High Voltage	Vон (DC)	lон = −0.1 mA	V _{DDQ} - 0.2	_	V	
Output Low Voltage	Vol (DC)	IoL = 0.1 mA	_	0.2	V	
Input Leakage Current	lu	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{DDQ}}, \\ \text{All other pins not under test} = 0 \end{array}$	-5	+ 5	μА	
Output Leakage Current	Іго	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{DDQ}}, \\ \text{Data out disabled} \end{array}$		-5	+ 5	μА
		Burst Length = 1, trc = Min, tck = Min, One bank active,	256 page length	_	60	
Operating Current (Average Power Supply Current)	I _{DD1}	Output pin open, Address changed up to 1 time during tac (Min),	128 page length	_	45	mA
		$\begin{array}{l} \text{OUTING the (IMIII) }, \\ \text{O V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \left(\text{Max} \right), \\ \text{V}_{\text{IH}} \left(\text{Min} \right) \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}} \end{array}$	64 page length	_	35	
	IDD2P	$ \begin{array}{l} CKE=V_{IL}, \ All \ banks \ idle, \ tc_K=N \\ Power \ down \ mode, \\ 0 \ V \leq V_{IN} \leq V_{IL} \ (Max) \ , \ V_{IH} \ (Min) \\ \end{array} $	_	0.8	mA	
Precharge Standby	I _{DD2PS}			_	0.5	mA
Current (Power Supply Current)	Idd2n	CKE = V_{IH} , All banks idle, $t_{CK} = 2$ NOP commands only, Input signals (except for comma 1 time during 2 clocks, $0 \ V \le V_{IR}$ V_{IH} (Min) $\le V_{IN} \le V_{DD}$	nds) are changed	_	10	mA
	I _{DD2NS}	CKE = V_{IH} , All banks idle, CLK = Input signals are stable, 0 V \leq V VIH (Min) \leq VIN \leq VDD	· ·	_	1	mA
Burst mode Current (Average Power	lon.	tck = Min, Burst Length = 4, Output pin open, All-banks active,	CL = 2	_	40	- mA
Supply Current)	$\begin{array}{ll} I_{DD4} & \text{All-banks active,} \\ \text{Gapless data,} \\ \text{O V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \left(\text{Max} \right), \\ \text{V}_{\text{IH}} \left(\text{Min} \right) \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}} \end{array}$		CL = 3	_	70	ША
Refresh Current#1 (Average Power Supply Current)	I _{DD5}	Auto-refresh, $t_{CK} = Min$, $t_{RC} = Min$ 0 $V \le V_{IN} \le V_{IL}$ (Max), V_{IH} (Min)		_	150	mA

(Continued)

(Continued)

(At recommended operating conditions unless otherwise noted.) *1, *2, *3

Parameter	Cumbal	Condition		Va	lue	Unit
Farameter	Symbol	Condition		Min	Max	Ollit
Refresh Current #2 (Average Power	I _{DD6}	Self-refresh (128M-bit) , $tck = Min, CKE \le 0.2 V$,	Tj ≤ +35 °C	_	200	μА
Supply Current)	1006	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{IL}} \text{ (Max)},$ $V_{\text{IH}} \text{ (Min)} \leq V_{\text{IN}} \leq V_{\text{DDQ}}$	Tj ≤ +95 °C	_	800	μΑ
Precharge Standby Current in Deep Power Down mode	I _{DD7}	$\label{eq:cke} \begin{array}{l} \text{CKE} \leq 0.2 \text{ V, All banks idle,} \\ \text{Deep Power Down mode,} \\ \text{0 V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \left(\text{Max}\right), \text{V}_{\text{IH}} \left(\text{Min}\right) \end{array}$	$\leq V_{\text{IN}} \leq V_{\text{DD}}$	_	15	μΑ

^{*1:} All voltages are referenced to Vss.

^{*2 :} DC characteristics are measured after following the "22. POWER-UP INITIALIZATION" procedure in section "FUNCTIONAL DESCRIPTION."

^{*3:} IDD depends on the output termination or load condition, clock cycle rate, signal clocking rate. The specified values are obtained with the output open and no termination resistor.

■ AC CHARACTERISTICS

1. BASIC AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) *1, *2, *3

Doromotor			Value		l lmit
Parameter		Symbol	Min	Max	Unit
Clock Period	CL = 2	tck2	18.5	_	ns
	CL = 3	tcк3	9.2	_	ns
Clock High Pulse Width *5			3	_	ns
Clock Low Pulse Width *5			3	_	ns
Input Setup Time *5			2.5	_	ns
Input Hold Time *5			1		ns
Access Time from CLK (tcκ = Min) *5, *6, *7	CL = 2	t _{AC2}	_	9	ns
	CL = 3	tасз	_	7	ns
CLK to Output in Low-Z Delay Time *5		tız	0		ns
CLK to Output in High-Z Delay Time *5, *7, *8	CL = 2	t _{HZ2}	2.5	9	ns
	CL = 3	t _{HZ3}	2.5	7	ns
Output Hold Time *4			2.5		ns
Time between Auto-Refresh Command Interval*9		trefi	_	15.6	μs
Time between Refresh		tref	_	64	ms
Refresh Cycle Time		trefc	82.8	_	ns
Transition Time		t⊤	0.5	10	ns
CKE Setup Time for Power Down Exit *5		tcksp	2.5	_	ns

- *1 : AC characteristics are measured after following the "22. POWER-UP INITIALIZATION" procedure in section "■FUNCTIONAL DESCRIPTION".
- *2 : AC characteristics assume $t_T = 1$ ns, 50Ω of termination resistor. Refer to "5. MEASUREMENT CONDITION OF AC CHARACTERISTICS".
- *3: 0.9 V is the reference level for 1.8 V I/O for measuring timing of input/output signals. Transition times are measured between V_{IH} (Min) and V_{IL} (Max) .
- *4: This value is for reference only.
- *5 : If input signal transition time (t_T) is longer than 1 ns : [$(t_T/2) 0.5$] ns should be added to tac (Max) , thz (Max) , and tcksp (Min) spec values, [$(t_T/2) 0.5$] ns should be subtracted from tlz (Min) , thz (Min) , and toh (Min) spec values, and (t_T 1.0) ns should be added to tch (Min) , tcl (Min) , tsl (Min) , and thl (Min) spec values.
- *6: tac also specifies the access time at burst mode.
- *7: tac and ton are measured under output load circuit shown in "5. MEASUREMENT CONDITION OF AC CHARACTERISTICS".
- *8: Specified where output buffer is no longer driven.
- *9: Auto refresh command is allowed to input maximum 32 times a treef (Max) period.

2. BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter		Symbol	Va	Unit	
		Symbol	Min	Max	Onit
RAS Cycle Time *		t _{RC}	82.8		ns
RAS Precharge Time		t RP	24		ns
RAS Active Time		tras	55.2	110000	ns
RAS to CAS Delay Time		trcd	24		ns
Write Recovery Time		twr	9.2		ns
RAS to RAS Bank Active Delay Time		t RRD	16		ns
Data-in to Precharge Lead Time		t DPL	18.4		ns
Data-in to Active/Refresh Command Period	CL = 2	t _{DAL2}	1 cyc + trp		ns
	CL = 3	t _{DAL3}	2 cyc + trp		ns
Mode Register Set Cycle Time		trsc	16	_	ns

^{*:} Actual clock count of trac (Irac) will be sum of clock count of tras (Iras) and trac (Irac).


3. CLOCK COUNT FORMULA

Note: All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by above formula.


4. LATENCY (The latency values on these parameters are fixed regardless of clock period.)

Parameter		Symbol	Value	Unit
CKE to Clock Disable		Іске	1	cycle
DQM to Output in High-Z		ldqz	2	cycle
DQM to Input Data Delay		IDQD	0	cycle
Last Output to Write Command Delay		lowd	2	cycle
Write Command to Input Data Delay		lowd	0	cycle
Precharge to Output in High-Z Delay	CL = 2	Iroн2	2	cycle
	CL = 3	Ігонз	3	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2	I _{BSH2}	2	cycle
	CL = 3	Івѕнз	3	cycle
CAS to CAS Delay (Min)		Іссь	1	cycle
CAS Bank Delay (Min)		Ісво	1	cycle


MEASUREMENT CONDITION OF AC CHARACTERISTICS




6. SETUP, HOLD AND DELAY TIME



7. DELAY TIME FOR POWER DOWN EXIT




8. PULSE WIDTH



Note: These parameters are a limit value of the rising edge of the clock from one command input to next input. token is the latency value from the rising edge of CKE.


Measurement reference voltage is 0.9 V.

9. ACCESS TIME




■ TIMING DIAGRAMS

1. CLOCK ENABLE READ AND WRITE SUSPEND (@ BL = 4)




- *1: The latency of CKE (ICKE) is one clock.
- *2 : During read mode, the burst counter is not be incremented at the following clock of CSUS command. The output data remain the same.
- *3: During write mode, the data at the following clock of CSUS command is ignored.

2. POWER DOWN ENTRY AND EXIT




- *1: Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.
- *2 : Precharge command can be posted in conjunction with CKE after the last read data have been appeared on DQ.
- *3: It is recommended to apply NOP command in conjunction with CKE.
- *4: The ACTV command can be latched after toksp (Min) + 1 clock (Min).


3. COLUMN ADDRESS TO COLUMN ADDRESS INPUT DELAY




4. DIFFERENT BANK ADDRESS INPUT DELAY




5. INPUT MASK AND OUTPUT DISABLE (@ BL = 4)




6. PRECHARGE TIMING (APPLIED TO THE SAME BANK)







8. READ INTERRUPTED BY BURST STOP (EXAMPLE @CL = 3, BL = Full Column)



9. WRITE INTERRUPTED BY BURST STOP (EXAMPLE @ BL = 2)




10. WRITE INTERRUPTED BY PRECHARGE (EXAMPLE @ CL = 3, BL = 4)



*1 : The precharge command (PRE) should only be issued after the topl of final data input is satisfied.


*2: PRE means "PRE" or "PALL".

11. READ INTERRUPTED BY WRITE (EXAMPLE @ CL = 3, BL = 4)




- *1 : First DQM makes High-Z state between last output and first input data.
- *2: Second DQM makes internal output data mask to avoid bus contention.
- *3: Third DQM also makes internal output data mask. If burst read ends (final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.

12. WRITE TO READ TIMING (EXAMPLE @ CL = 3, BL = 4)




13. READ WITH AUTO-PRECHARGE (EXAPLE @ CL = 3, BL = 2, Applied to same bank)




- *1 : Precharge at read with Auto-precharge command (READA) is started from number of clocks that is the same as Burst Length (BL) after the READA command is asserted.
- *2 : Next ACTV command should be issued after BL + tRP (Min) from READA command.

14. WRITE WITH AUTO-PRECHARGE (EXAMPLE @ CL = 3, BL = 2, Applied to same bank) *1, *2, *3




- *1: Even if the final input data are masked by DQM, the precharge is started at same timing as the case final data are not masked.
- *2: Once auto precharge command is asserted, no new command within the same bank can be issued.
- *3: Auto-precharge command doesn't affect at full column burst operation except Burst Read & Single Write.
- *4: Precharge at write with Auto-precharge is started after 1 clock at CL = 2, 2 clocks at CL = 3 from the end of burst
- *5 : Next command should be issued after $BL + t_{RP}$ (Min) at CL = 2, $BL + 1 + t_{RP}$ (Min) at CL = 3 from WRITA command.

15. AUTO-REFRESH




- *1 : All banks should be precharged prior to the first Auto-refresh command (REF) .
- *2 : Bank select is ignored at REF command. The refresh address and bank select are selected by internal refresh counter.
- *3: Either NOP or DESL command should be asserted during treet period while Auto-refresh mode.
- *4 : Any activation command such as ACTV or MRS command other than REF command should be asserted after treef from the last REF command.

16. SELF-REFRESH ENTRY AND EXIT




- *1: Precharge command (PRE or PALL) should be asserted if any bank is active prior to Self-refresh Entry command (SELF).
- *2: The Self-refresh Exit command (SELFX) is latched after toksp (Min). It is recommended to apply NOP command on the rising edge of CKE.
- *3: Either NOP or DESL command can be asserted during trees period.
- *4: CKE should be held High during treet period after toksp.
- *5: CKE level should be held less than 0.2 V during self-refresh mode.

17. MODE REGISTER SET




Note: The Mode Register Set command (MRS) or Extended Mode Register Set command (EMRS) should only be asserted after all banks have been precharged.

18. DEEP POWER DOWN ENTRY



Note: Deep Power Down Entry command (DPD) should only be asserted if all banks have been precharged and all outputs are in High-Z.

19. DEEP POWER DOWN EXIT



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.