



# 3.3V CMOS 18-BIT BUS-INTERFACE FLIP- FLOP WITH 3-STATE OUT- PUTS AND BUS-HOLD

**IDT74ALVCH16823**

## FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu W$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

## DRIVE FEATURES:

- High Output Drivers:  $\pm 24mA$
- Suitable for heavy loads

## APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

## DESCRIPTION:

This 18-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{CLKEN}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{CLKEN}$  high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{CLR}$ ) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The  $\overline{OE}$  input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH16823 has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16823 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

OCTOBER 2008

## PIN CONFIGURATION



TSSOP  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs <sup>(1)</sup>
xCLK	Clock Input
$\overline{\text{xCLKEN}}$	Clock Enable Inputs
xQx	3-State Outputs
$\overline{\text{xOE}}$	3-State Output Enable Inputs
xCLR	Clear Inputs

**NOTE:**

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub>	±50	mA
I <sub>OK</sub>	Continuous Clamp Current, V <sub>O</sub> < 0	-50	mA
I <sub>CC</sub> I <sub>SS</sub>	Continuous Current through each V <sub>CC</sub> or GND	±100	mA

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## CAPACITANCE (T<sub>A</sub> = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	9	pF
C <sub>OUT</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	7	9	pF

**NOTE:**

- As applicable to the device type.

## FUNCTION TABLE (EACH 9-BIT FLIP-FLOP)<sup>(1)</sup>

Inputs					Output
$\overline{\text{xOE}}$	$\overline{\text{xCLR}}$	$\overline{\text{xCLKEN}}$	xCLK	xDx	xQx
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Q <sub>0</sub> <sup>(2)</sup>
L	H	H	X	X	Q <sub>0</sub> <sup>(2)</sup>
H	X	X	X	X	Z

**NOTES:**

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance  
↑ = LOW-to-HIGH transition
- Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		1.7	—	—	V
		V <sub>CC</sub> = 2.7V to 3.6V		2	—	—	
V <sub>IL</sub>	Input LOW Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		—	—	0.7	V
		V <sub>CC</sub> = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = V <sub>CC</sub>	—	—	±5	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = GND	—	—	±5	μA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	V <sub>CC</sub> = 3.6V		—	—	±10	μA
		V <sub>O</sub> = GND		—	—	±10	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	V <sub>CC</sub> = 3.3V		—	100	—	mV
I <sub>CC1</sub> I <sub>CC2</sub> I <sub>CC3</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = 3.6V V <sub>IN</sub> = GND or V <sub>CC</sub>		—	0.1	40	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at V <sub>CC</sub> - 0.6V, other inputs at V <sub>CC</sub> or GND		—	—	750	μA

**NOTE:**

1. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 3V		—	—	—	μA
		V <sub>I</sub> = 2V		-75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V		—	—	—	μA
		V <sub>I</sub> = 0.8V		75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V		—	—	—	μA
		V <sub>I</sub> = 1.7V		-45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	V <sub>CC</sub> = 3.6V		—	—	±500	μA
		V <sub>I</sub> = 0 to 3.6V		—	—	±500	

**NOTES:**

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	V <sub>CC</sub> - 0.2	—	V
		V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		V <sub>CC</sub> = 2.7V		2.2	—	
		V <sub>CC</sub> = 3V		2.4	—	
		V <sub>CC</sub> = 3V	I <sub>OH</sub> = - 24mA	2	—	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		V <sub>CC</sub> = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		V <sub>CC</sub> = 3V	I <sub>OL</sub> = 24mA	—	0.55	

**NOTE:**  
1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. T<sub>A</sub> = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C

Symbol	Parameter	Test Conditions	V <sub>CC</sub> = 2.5V ± 0.2V	V <sub>CC</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C <sub>L</sub> = 0pF, f = 10MHz	27	30	pF
CPD	Power Dissipation Capacitance Outputs disabled		16	18	

SWITCHING CHARACTERISTICS<sup>(1)</sup>


Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>		150	—	150	—	150	—	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay xCLK to xQx	1	5.8	—	5.2	1	4.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay xCLR to xQx	1	5.4	—	5.2	1.2	4.6	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time xOE to xQx	1	6	—	5.7	1	4.8	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time xOE to xQx	1.1	5.4	—	4.7	1.3	4.5	ns
t <sub>w</sub>	Pulse Duration, xCLR LOW	3.3	—	3.3	—	3.3	—	ns
t <sub>w</sub>	Pulse Duration, xCLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t <sub>SU</sub>	Set-up Time, xCLR inactive	0.7	—	0.7	—	0.8	—	ns
t <sub>SU</sub>	Set-up Time, data LOW before xCLK↑	1.4	—	1.6	—	1.3	—	ns
t <sub>SU</sub>	Set-up Time, data HIGH before xCLK↑	1.1	—	1.1	—	1	—	ns
t <sub>SU</sub>	Set-up Time, xCLKEN LOW before xCLK↑	1.8	—	1.9	—	1.5	—	ns
t <sub>H</sub>	Hold Time, data LOW after xCLK↑	0.4	—	0.5	—	0.5	—	ns
t <sub>H</sub>	Hold Time, data HIGH after xCLK↑	0.7	—	0.1	—	0.8	—	ns
t <sub>H</sub>	Hold Time, xCLKEN LOW after CLK↑	0.2	—	0.3	—	0.4	—	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. T<sub>A</sub> = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS  
TEST CONDITIONS

Symbol	V <sub>CC</sub> <sup>(1)</sup> = 3.3V±0.3V	V <sub>CC</sub> <sup>(1)</sup> = 2.7V	V <sub>CC</sub> <sup>(2)</sup> = 2.5V±0.2V	Unit
V <sub>LOAD</sub>	6	6	2 x V <sub>CC</sub>	V
V <sub>IH</sub>	2.7	2.7	V <sub>CC</sub>	V
V <sub>T</sub>	1.5	1.5	V <sub>CC</sub> / 2	V
V <sub>LZ</sub>	300	300	150	mV
V <sub>HZ</sub>	300	300	150	mV
C <sub>L</sub>	50	50	30	pF



DEFINITIONS:


C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t<sub>r</sub> ≤ 2.5ns; t<sub>r</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t<sub>r</sub> ≤ 2ns; t<sub>r</sub> ≤ 2ns.



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V <sub>LOAD</sub>
Disable High Enable High	GND
All Other Tests	Open




NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



**ORDERING INFORMATION**



**CORPORATE HEADQUARTERS**  
 6024 Silver Creek Valley Road  
 San Jose, CA 95138

**for SALES:**  
 800-345-7015 or 408-284-8200  
 fax: 408-284-2775  
 www.idt.com

**for Tech Support:**  
 logichelp@idt.com