

# DATA SHEET



## **TZA3012AHW**


**30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver**

Product specification  
Supersedes data of 2002 Sep 10

2003 May 21

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW



### FEATURES

- Single 3.3 V power supply
- I<sup>2</sup>C-bus and pin programmable fibre optic receiver.

#### Dual limiter features

- Dual limiting input with 12 mV sensitivity
- Received Signal Strength Indicator (RSSI)
- Loss Of Signal (LOS) indicator with threshold adjust
- Differential overvoltage protection.

#### Data and clock recovery features

- Supports SHD/SONET bit rates at 155.52, 622.08, 2488.32 and 2666.06 Mbits/s (STM16/OC48 + FEC)
- Supports Gigabit Ethernet at 1250 and 3125 Mbits/s
- Supports Fibre Channel at 1062.5 and 2125 Mbits/s
- ITU-T compliant jitter tolerance
- Frequency lock indicator
- Stable clock signal when input data absent
- Outputs for recovered data and clock loop mode.

#### Demultiplexer features

- 1:16, 1:10, 1:8 or 1:4 demultiplexing ratio
- LVPECL or CML demultiplexer outputs
- Frame detection for SDH/SONET and GE frames
- Parity bit generation
- Loop mode inputs to demultiplexer.

#### Additional features with the I<sup>2</sup>C-bus

- A-rate™<sup>(1)</sup> supports any bit rate from 30 Mbits/s to 3.2 Gbits/s with one reference frequency
- Programmable frequency resolution of 10 Hz
- Four reference frequency ranges
- Adjustable swing of data, clock and parallel outputs
- Programmable polarity of all RF I/Os

(1) A-rate is a Trademark of Koninklijke Philips Electronics N.V.

- Exchangeable pin designations of RF clock with data for all I/Os for optimum connectivity
- Reversible pin designations of parallel data bus bits for optimum connectivity
- Slice level adjustment to improve Bit Error Rate (BER)
- Mute function for a forced logic 0 output state
- Programmable parity
- Programmable 32-bit frame detection.

### APPLICATIONS

- Any optical transmission system with bit rates between 30 Mbits/s and 3.2 Gbits/s
- Physical interface IC in receive channels
- Transponder applications
- Dense Wavelength Division Multiplexing (DWDM) systems.

### GENERAL DESCRIPTION

The TZA3012AHW is a fully integrated optical network receiver containing a dual limiter, Data and Clock Recovery (DCR) and a demultiplexer with demultiplexing ratios 1:16, 1:10, 1:8 or 1:4.

The A-rate feature allows the IC to operate at any bit rate between 30 Mbits/s and 3.2 Gbits/s using a single reference frequency. The receiver supports loop modes with serial clock and data inputs and outputs. All clock signals are generated using a fractional N synthesizer with 10 Hz resolution giving a true, continuous rate operation. For full configuration flexibility, the receiver is programmable by pin or via the I<sup>2</sup>C-bus.


### ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TZA3012AHW	HTQFP100	plastic thermal enhanced thin quad flat package; 100 leads; body 14 × 14 × 1 mm; exposed die pad	SOT638-1

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

BLOCK DIAGRAM



LIM = Limiting amplifier.  
 RSSI = Receiving Signal Strength Indicator.  
 LOS = Loss Of Signal detector.  
 LPF = Low-Pass Filter.  
 DMX = Demultiplexer.

Fig.1 Simplified block diagram.

# 30 Mbps/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

**PINNING**

SYMBOL	PIN	DESCRIPTION
V <sub>EE</sub>	die pad	common ground plane
V <sub>CCD</sub>	1	supply voltage (digital part)
PRSCLO	2	prescaler output
PRSCLOQ	3	prescaler inverted output
UI	4	user interface select
LOS1	5	first input channel loss of signal output
RSSI1	6	first input channel received signal strength indicator output
LOSTH1	7	first input channel loss of signal threshold input
V <sub>CCA</sub>	8	supply voltage (analog part)
IN1	9	first channel input
IN1Q	10	first channel inverted input
V <sub>CCA</sub>	11	supply voltage (analog part)
INSEL	12	input selector
WINSIZE	13	wide and narrow frequency detect window select
RREF	14	reference resistor input
V <sub>CCA</sub>	15	supply voltage (analog part)
IN2	16	second channel input
IN2Q	17	second channel inverted input
V <sub>CCA</sub>	18	supply voltage (analog part)
LOSTH2	19	second input channel loss of signal threshold input
RSSI2	20	second input channel received signal strength indicator output
LOS2	21	LOS output of second input channel
CS(DR0)	22	chip select (data rate select 0)
SDA(DR1)	23	I <sup>2</sup> C-bus serial data (data rate select 1)
SCL(DR2)	24	I <sup>2</sup> C-bus serial clock (data rate select 2)
V <sub>DD</sub>	25	supply voltage (digital part)
V <sub>EE</sub>	26	ground
INWINDOW	27	frequency window detector output
i.c.	28	internally connected
i.c.	29	internally connected
DMXR0	30	demultiplexing ratio select 0
DMXR1	31	demultiplexing ratio select 1

SYMBOL	PIN	DESCRIPTION
V <sub>CCO</sub>	32	supply voltage (clock generator)
CREF	33	reference clock input
CREFQ	34	reference clock inverted input
V <sub>CCD</sub>	35	supply voltage (digital part)
FP	36	frame pulse output
FPQ	37	frame pulse inverted output
PARITY	38	parity output
PARITYQ	39	parity inverted output
V <sub>CCD</sub>	40	supply voltage (digital part)
POCLK	41	parallel clock output
POCLKQ	42	parallel clock inverted output
V <sub>CCD</sub>	43	supply voltage (digital part)
D00	44	parallel data 00 output
D00Q	45	parallel data 00 inverted output
D01	46	parallel data 01 output
D01Q	47	parallel data 01 inverted output
D02	48	parallel data 02 output
D02Q	49	parallel data 02 inverted output
V <sub>EE</sub>	50	ground
V <sub>CCD</sub>	51	supply voltage (digital part)
ENBA	52	byte alignment enable input
D03	53	parallel data 03 output
D03Q	54	parallel data 03 inverted output
D04	55	parallel data 04 output
D04Q	56	parallel data 04 inverted output
D05	57	parallel data 05 output
D05Q	58	parallel data 05 inverted output
D06	59	parallel data 06 output
D06Q	60	parallel data 06 inverted output
D07	61	parallel data 07 output
D07Q	62	parallel data 07 inverted output
V <sub>EE</sub>	63	ground
D08	64	parallel data 08 output
D08Q	65	parallel data 08 inverted output
D09	66	parallel data 09 output
D09Q	67	parallel data 09 inverted output
D10	68	parallel data 10 output
D10Q	69	parallel data 10 inverted output
D11	70	parallel data 11 output
D11Q	71	parallel data 11 inverted output
D12	72	parallel data 12 output

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

SYMBOL	PIN	DESCRIPTION
D12Q	73	parallel data 12 inverted output
V <sub>EE</sub>	74	ground
V <sub>CCD</sub>	75	supply voltage (digital part)
V <sub>CCD</sub>	76	supply voltage (digital part)
D13	77	parallel data 13 output
D13Q	78	parallel data 13 inverted output
D14	79	parallel data 14 output
D14Q	80	parallel data 14 inverted output
D15	81	parallel data 15 output
D15Q	82	parallel data 15 inverted output
V <sub>CCD</sub>	83	supply voltage (digital part)
CLOOP	84	loop mode clock input
CLOOPQ	85	loop mode clock inverted input
V <sub>CCD</sub>	86	supply voltage (digital part)
DLOOP	87	loop mode data input
DLOOPQ	88	loop mode data inverted input
V <sub>CCD</sub>	89	supply voltage (digital part)

SYMBOL	PIN	DESCRIPTION
ENLOUTQ	90	line loop back enable input (active LOW)
ENLINQ	91	diagnostic loop back enable input (active LOW)
INT	92	interrupt output
V <sub>CCD</sub>	93	supply voltage (digital part)
COOUT	94	recovered clock output
COOUTQ	95	recovered clock inverted output
V <sub>CCD</sub>	96	supply voltage (digital part)
DOOUT	97	recovered data output
DOOUTQ	98	recovered data inverted output
V <sub>CCD</sub>	99	supply voltage (digital part)
V <sub>EE</sub>	100	ground

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.2 Pin configuration.

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

## TZA3012AHW

### FUNCTIONAL DESCRIPTION

The TZA3012AHW receives data from an incoming bit stream having a bit rate from 30 Mbits/s up to 3.2 Gbits/s. Two line inputs with limiting amplifiers are available. An internal DCR synchronizes the internal clock generator to the incoming data. The recovered serial data and clock are demultiplexed at ratios of 1:16, 1:10, 1:8 or 1:4.

### Choice of user interface

The TZA3012AHW can be controlled either via the I<sup>2</sup>C-bus or using programming pins DR0 to DR2. Pin UI selects the user interface required. I<sup>2</sup>C-bus control and A-rate functionality are enabled when pin UI is either open circuit or connected to V<sub>CC</sub>. Pre-programmed mode is enabled when pin UI is connected to V<sub>EE</sub>; see Table 1.

**Table 1** Truth table for pin UI

UI	MODE	PIN 22	PIN 23	PIN 24
LOW	pre-programmed	DR0	DR1	DR2
HIGH	I <sup>2</sup> C-bus control	CS	SDA	SCL

In I<sup>2</sup>C-bus control mode, the chip is configured using the I<sup>2</sup>C-bus pins SDA and SCL. During I<sup>2</sup>C-bus read or write actions, pin CS must be HIGH. When pin CS is LOW, the programmed configuration remains active but signals SDA and SCL are ignored. This allows several TZA3012AHWs in the application with the same I<sup>2</sup>C-bus address to be selected separately. The I<sup>2</sup>C-bus address of the TZA3012AHW is shown in Table 2.

**Table 2** I<sup>2</sup>C-bus address of the TZA3012AHW

A6	A5	A4	A3	A2	A1	A0	R/W
1	0	1	0	0	0	0	X

The function and content of the I<sup>2</sup>C-bus registers are described in Section "I<sup>2</sup>C-bus registers". Some functions in the TZA3012AHW can be controlled either by the I<sup>2</sup>C-bus or a designated pin. The method required is specified by an extra bit named I2C<pin name> in the corresponding I<sup>2</sup>C-bus register, for example, bit I2CDMXR in register DMXCNF. The default is enable by pin.

If the application has no I<sup>2</sup>C-bus control, the IC must operate with reduced functionality in pre-programmed mode. In pre-programmed mode, pins DR0 to DR2 are standard CMOS inputs that allow the selection of up to eight pre-programmed bit rates using an external reference clock frequency of typically 19.44 MHz; see Table 3.

**Table 3** Truth table for selecting bit rate in pre-programmed mode (pin UI = V<sub>EE</sub>)

DR2	DR1	DR0	PROTOCOL	BIT RATE (Mbits/s)
LOW	LOW	LOW	STM1/OC3	155.52
LOW	LOW	HIGH	STM4/OC12	622.08
LOW	HIGH	LOW	STM16/OC48	2488.32
LOW	HIGH	HIGH	STM16 + FEC	2666.06
HIGH	LOW	LOW	GE	1250.00
HIGH	LOW	HIGH	10GE	3125.00
HIGH	HIGH	LOW	Fibre Channel	1062.50
HIGH	HIGH	HIGH	Fibre Channel	2125.00

After power-up, the TZA3012AHW initiates a Power-On Reset (POR) sequence to restore the default settings of the I<sup>2</sup>C-bus registers, irrespective of the level on pin UI. The default settings are shown in Table 12.

### Limiting amplifiers

The TZA3012AHW has two switchable RF line inputs. Each input has a limiting amplifier (limiter) which provides optimum receiver sensitivity at any bit rate. The bandwidth of each limiter is automatically adjusted in accordance with the input bit rate. This ensures that wideband noise present in the optical front-end (photo-detector and transimpedance amplifier) is reduced at low input bit rates. The maximum bandwidth is selected by default at power-up. The bandwidth can be set independently of input bit rate using bits AMPOCT in I<sup>2</sup>C-bus register LIMCNF (address C2H).

Normally, only one limiter is activated at any one time so that only the RF signal applied to the active channel is routed to the DCR. The unused limiter automatically enters a sleep mode to reduce power dissipation. A limiter is selected by pin INSEL as shown in Table 4.

**Table 4** Truth table for pin INSEL

PIN INSEL	SELECTED CHANNEL	SELECTED INPUTS
HIGH	channel 1; limiter 1 active	IN1 and IN1Q
LOW	channel 2; limiter 2 active	IN2 and IN2Q

A limiter can also be selected by setting bit I2CINSEL in I<sup>2</sup>C-bus register LIMCNF, and specifying bit INSEL as shown in Table 5.

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

## TZA3012AHW

**Table 5** Channel selection


I <sup>2</sup> C BIT		PIN INSEL	SELECTED CHANNEL
I2CINSEL	INSEL		
0	X	LOW	channel 2; limiter 2 active
0	X	HIGH	channel 1; limiter 1 active
1	0	X	channel 2; limiter 2 active
1	1	X	channel 1; limiter 1 active

Both limiters can be made active by setting bit BOTHON in I<sup>2</sup>C-bus register LIMCNF. This allows ‘hot switching’, where the second channel can be selected quickly if the first channel loses its signal. Note that even when both limiters are active, only one channel is selected at any time; see Table 6.

When only one limiter is active, the time taken to deactivate its limiter and activate the limiter in the other channel takes 4 μs typical.

**Table 6** Channel and limiter selection with bit BOTHON

I <sup>2</sup> C BIT BOTHON	PIN INSEL	SELECTED CHANNEL	SELECTED INPUTS
0	HIGH	channel 1; limiter 1 active	IN1 and IN1Q
1	HIGH	channel 1; limiters 1 and 2 active	IN1 and IN1Q
0	LOW	channel 2; limiter 2 active	IN2 and IN2Q
1	LOW	channel 2; limiters 1 and 2 active	IN2 and IN2Q



**Fig.3** Limiter input termination configuration.

### Received Signal Strength Indicator (RSSI)

The strength of signal present at each RF input is measured by a logarithmic detector and represented by an analog voltage at pins RSSI1 and RSSI2 for channels 1 and 2, respectively. The RSSI has a sensitivity of 17 mV/dB typical for an input voltage swing  $V_{i(p-p)}$  range of 5 mV to 500 mV; see Fig.4. RSSI output voltage  $V_{RSSI}$  can be calculated using the following formula:

$$V_{RSSI} = V_{RSSI(32\text{ mV})} + S_{RSSI} \times 20 \log \frac{V_{i(p-p)}}{32\text{ mV}}$$

Both logarithmic detectors are always active to allow the input with the strongest signal to be selected.

### Loss Of Signal (LOS) indicator

In addition to the analog RSSI output, the TZA3012AHW also provides a digital LOS indication output on pins LOS1 and LOS2. The RSSI level is internally compared with a LOS threshold voltage level, which can be set either by an external resistor connected to pins LOSTH1 and LOSTH2, or by using an internal D/A converter. The method used is determined by bit I2CREFLVL1 in I<sup>2</sup>C-bus register LIMLOS1CNF (address BDH) for channel 1, or bit I2CREFLVL2 in I<sup>2</sup>C-bus register LIMLOS2CNF (address BFH) for channel 2. Using the internal D/A converter requires a value representing the threshold voltage to be programmed into I<sup>2</sup>C-bus registers LIMLOS1TH (address BCH) or LIMLOS2TH (address BEH). This allows separate LOS threshold levels to be specified per channel.


If the received signal strength is **below** the default hysteresis value of 3 dB, the corresponding LOS pin will be HIGH. Alternative hysteresis values from 0 to 7 dB in steps of 1 dB can be specified using bits HYS1 and HYS2 in I<sup>2</sup>C-bus registers LIMLOS1CNF and LIMLOS2CNF respectively. If required, the polarity of the LOS indicator outputs can be inverted by setting bits LOS1POL and LOS2POL in the same registers. The LOS function can be disabled by setting bit LOS1 or LOS2 to logic 0 for channel 1 or channel 2 respectively.

The LOS function is also available using I<sup>2</sup>C-bus registers INTERRUPT and STATUS; see Sections ‘Interrupt register’ and ‘Status register’. If bit LOS1 or LOS2 in register INTERRUPT is not masked, a loss of signal condition will generate an interrupt signal at pin LOS1 or pin LOS2. Bits LOS1 and LOS2 are masked by default; see Section ‘Interrupt generation’.



30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW



**Setting LOSTH reference level by external resistor**


If the internal D/A converter is not used, the reference voltage level on pin LOSTH1 (or LOSTH2) can be set by connecting an external resistor (R2) from the relevant pin to ground. The voltage on the pin is determined by the ratio between R2 and R1; see Fig.5. For resistor R1 a value of 10 to 20 kΩ is recommended, giving a current of 120 to 60 μA.

The LOSTH voltage equals  $\frac{R2}{R1} \times V_{ref}$

Voltage  $V_{ref}$  represents a temperature stabilized and accurate reference voltage of 1.2 V. The minimum threshold level corresponds to 0 V and the maximum to 1.2 V. Hence, the value of R2 may not be higher than R1. The accuracy of the LOSTH voltage depends mainly on carefully choosing the values of the two external resistors.

Instead of using resistors (R1 and R2) to set the LOS threshold, an accurate external voltage source can also be used.

If no resistor is connected to LOSTH1 (or LOSTH2), or an external voltage higher than  $\frac{2}{3} \times V_{CC}$  is applied to the pin, the LOS detection circuit (including the RSSI reading for that channel) is automatically switched off to reduce power dissipation. This 'auto power off' only works if  $UI = V_{EE}$ , i.e. manual control of the TZA3012AHW. In I<sup>2</sup>C-bus mode, several I<sup>2</sup>C-bus bits allow flexible configuration.



## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### Slice level adjustment

The TZA3012AHW uses a slice level circuit to counter the affects of asymmetrical noise that can occur in some optical transmission systems. The slice level circuit improves pre-detection signal-to-noise ratio by adding a DC offset to the input signal. The offset required will depend on the characteristics of the photo detector in the optical front-end and the amplitude of the received signal. The slice level is adjustable between  $-50$  mV and  $+50$  mV in 512 steps of 0.2 mV.

The slice level function is enabled by setting bits SL1 and SL2 in I<sup>2</sup>C-bus registers LIMLOS1CNF (address BDH) and LIMLOS2CNF (address BFH) for channel 1 and channel 2 respectively. The slice level is set by sign and magnitude convention. The sign, either positive or negative (polarity), is set by I<sup>2</sup>C-bus bits SL1SGN and SL2SGN. The magnitude, 0 to 50 mV in 256 steps, is set by an 8-bit D/A converter via I<sup>2</sup>C-bus register LIMSLICE1 (address C0H) and LIMSLICE2 (C1H) for channel 1 and channel 2 respectively.

The introduced offset is not present at inputs IN and INQ to prevent the logarithmic RSSI detector from detecting the offset as a valid input signal.

### Data and Clock Recovery (DCR)

The TZA3012AHW recovers the clock and data contents from the incoming bit stream; see Fig.6. The DCR uses a combined frequency and phase locking scheme, providing reliable and quick data acquisition at any bit rate between 30 Mbits/s and 3.2 Gbits/s. The DCR contains a Voltage Controlled Oscillator (VCO), Frequency Window Detector (FWD), octave divider M, main divider N, fractional divider K, reference divider R, and a phase detector. The internal VCO is phase-locked to a reference clock signal of typically 19.44 MHz applied to pins CREF and CREFQ.

The FWD is a conventional frequency locked PLL, which, at power-up, initially applies a coarse adjustment to the free running VCO frequency. The FWD checks the VCO frequency, which has to be within a 1 000 ppm (parts per million) window around the desired frequency. The FWD then compares the divided VCO frequency (also available on pins PRSCLO and PRSCLOQ) with the reference frequency, usually 19.44 MHz, on pins CREF and CREFQ. If the VCO frequency is found to be outside this window, the FWD disables the Data Phase Detector (DPD) and forces the VCO to a frequency within the window. As soon as the 'in window' condition occurs, which is visible on pin INWINDOW, the DPD starts acquiring lock on the incoming bit stream. Since the VCO frequency is very close to the expected bit rate, the phase acquisition will be almost instantaneous, resulting in quick phase lock to the incoming data stream.

Although the VCO is now locked to the incoming bit stream, the FWD is still supervising the VCO frequency and takes over control if the VCO drifts outside the predefined frequency window. This might occur during a 'loss of signal' situation. Due to the FWD, the VCO frequency is always close to the required bit rate, enabling rapid phase acquisition if the lost input signal returns.

The default frequency window of 1 000 ppm means that the reference frequency does not need to be highly accurate or stable. Any crystal-based oscillator that generates a reasonably accurate frequency, such as 100 ppm, is suitable.

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.6 Block diagram of data and clock recovery.

**Fractional N synthesizer**

The DCR uses a fractional N-type synthesizer to provide the A-rate functionality that allows the DCR to synchronize to incoming data, regardless of its bit rate.

The DCR has a 22-bit fractional N capability which allows any combination of bit rate and reference frequency between  $18 \times R$  and  $21 \times R$  MHz, where R is the reference division factor. The LSB (bit k[0]) of the fractional divider, should be set to logic 1 to avoid limit cycles. These are cycles of less than maximum length that generate spurs in the frequency spectrum. This leaves 21 bits (k[21:1]) available for programming the fraction, allowing a resolution frequency of approximately 10 Hz at a fixed reference frequency.

**Programming the reference clock**

Pre-programmed operation requires a reference clock frequency of between 18 and 21 MHz connected to pins CREF and CREFQ. However, to obtain the bit rates in Table 3, the reference clock frequency must be 19.44 MHz. For SDH/SONET applications, a reference clock frequency of  $19.44 \times R$  MHz is preferred.

I<sup>2</sup>C-bus control operation allows any one of four possible reference clock frequency ranges to be selected by programming reference divider R using bits REFDIV in I<sup>2</sup>C-bus register DCRCNF (address B6 H). The REFDIV bit settings, reference clock frequency ranges, and division factor are shown in Table 7. The reference frequency is always divided internally to the lowest range of 18 to 21 MHz.

**Table 7** Truth table for bits REFDIV in I<sup>2</sup>C-bus register DCRCNF

REFDIV	R DIVISION FACTOR	SDH/SONET REFERENCE FREQUENCY (MHz)	REFERENCE FREQUENCY RANGE (MHz)
00	1	19.44	18 to 21
01	2	38.88	36 to 42
10	4	77.76	72 to 84
11	8	155.52	144 to 168


# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### Programming the DCR

The following dividers are used to program the clock synthesizer: the main divider N, the fractional divider K and the octave divider M.

The division factor for M is obtained by first determining in which octave the desired bit rate belongs as shown in Figure 7 and Tables 8 and 9.



**Table 8** Octave designation and M division factor

LOWEST BIT RATE (Mbits/s)	HIGHEST BIT RATE (Mbits/s)	OCTAVE	M DIVISION FACTOR
1800	3200	0	1
900	1800	1	2
450	900	2	4
225	450	3	8
112.5	225	4	16
56.25	112.5	5	32
28.125	56.25	6	64

**Table 9** Common optical transmission protocols and corresponding octaves

PROTOCOL	BIT RATE (Mbits/s)	OCTAVE
10GE	3125.00	0
2xHDTV	2970.00	0
STM16/OC48 + FEC	2666.06	0
STM16/OC48	2488.32	0
DV-6000	2380.00	0
Fibre Channel	2125.00	0
HDTV	1485.00	1
D-1 Video	1380.00	1
DV-6010	1300.00	1
Gigabit Ethernet (GE)	1250.00	1
Fibre Channel	1062.50	1
OptiConnect	1062.50	1
ISC	1062.50	1
STM4/OC12	622.08	2
DV-6400	595.00	2
Fibre Channel	425.00	3
OptiConnect	265.63	3
Fibre Channel	212.50	4
ESCON/SBCON	200.00	4
STM1/OC3	155.52	4
FDDI	125.00	4
Fast Ethernet	125.00	4
Fibre Channel	106.25	5
OC1	51.84	6

Once the octave and M division factor are known, the division factors for N and K can be calculated for a given reference frequency using the Flowchart in Fig.8.

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.8 Flowchart for calculating N and K for the required bit rate.

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

The following examples refer to the flowchart in Fig.8.

**Example 1:** An SDH or SONET link has a bit rate of 2488.32 Mbits/s (STM16/OC48) that corresponds to octave 0 and an M division factor of 1. If the reference frequency  $f_{ref}$  at pins CREF and CREFQ is 77.76 MHz, the division factor R is required to be 4. The initial values for integer n and fractional part k are calculated using the equation:

$$n.k = \frac{\text{bit rate} \times M \times R}{f_{ref}} = \frac{2488.32 \text{ Mbits} \times 1 \times 4}{77.76 \text{ MHz}} = 128$$

In this example,  $n = 128$  and  $k = 0$ . Since k is 0, fractional functionality is not required, so bit NILFRAC in I<sup>2</sup>C-bus register FRACN2 should be set to logic 1; see Table 19.  $N = n \times 2 = 256$  with no further correction required. The resulting values of  $R = 4$ ,  $M = 1$  and  $N = 256$  are set by I<sup>2</sup>C-bus registers DCRCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17) and MAINDIV0 (Table 18).

**Example 2:** An SDH or SONET link has a bit rate of 2666.057143 Mbits/s ( $15/14 \times 2488.32$  Mbits/s) (STM16/OC48 link with FEC) that corresponds to octave 0 and an M division factor of 1. If  $f_{ref}$  at pins CREF and CREFQ is 38.88 MHz, the division factor R is required to be 2. The values for n and k are calculated as follows:

$$n.k = \frac{\text{bit rate} \times M \times R}{f_{ref}} = \frac{2666.05714283 \text{ Mbits} \times 1 \times 2}{38.88 \text{ MHz}} = 137.1428571$$

In this example,  $n = 137$  and  $k = 0.1428571$ . Fractional functionality is required, so bit NILFRAC in I<sup>2</sup>C-bus register FRACN2 should be set to logic 0. Since k is less than 0.25, k is corrected to  $k = k + 0.5 = 0.6428571$ , and N is corrected to  $N = n \times 2 - 1 = 273$ . The resulting values of  $R = 2$ ,  $M = 1$ ,  $N = 273$  and  $K = 10\ 1001\ 0010\ 0100\ 1001\ 0011$  are set by I<sup>2</sup>C-bus registers DCRCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17), MAINDIV0 (Table 18), FRACN2 (Table 19), FRACN1 (Table 20) and FRACN0 (Table 21). The FEC bit rate is usually rounded up to 2666.06 Mbits/s, which actually gives a different value for k than in this example.

**Example 3:** A Fibre Channel link has a bit rate of 1062.50 Mbits/s that corresponds to octave 1 and an M division factor of 2. If  $f_{ref}$  at pins CREF and CREFQ is 19.44 MHz, the division factor R is required to be 1. The values for n and k are

$$\text{calculated as follows: } n.k = \frac{\text{bit rate} \times M \times R}{f_{ref}} = \frac{1062.50 \text{ Mbits} \times 2 \times 1}{19.44 \text{ MHz}} = 109.3106996$$

In this example,  $n = 109$  and  $k = 0.3107$ . Fractional functionality is required, so bit NILFRAC in I<sup>2</sup>C-bus register FRACN2 should be set to logic 0. Since k is greater than 0.25 and less than 0.75, k does not need to be corrected. N is corrected to  $N = n \times 2 = 218$ . The resulting values of  $R = 1$ ,  $M = 2$ ,  $N = 218$  and  $K = 01\ 0011\ 1110\ 0010\ 1000\ 0001$  are set by I<sup>2</sup>C-bus registers DCRCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17), MAINDIV0 (Table 18), FRACN2 (Table 19), FRACN1 (Table 20) and FRACN0 (Table 21).

**Example 4:** A non standard transmission link has a bit rate of 3012 Mbits/s that corresponds to octave 0 and an M division factor of 1. If  $f_{ref}$  at pins CREF and CREFQ is 20.50 MHz, the division factor R is required to be 1. The values

$$\text{for n and k are calculated as follows: } n.k = \frac{\text{bit rate} \times M \times R}{f_{ref}} = \frac{3012 \text{ Mbits} \times 1 \times 1}{20.50 \text{ MHz}} = 146.9268293$$

In this example,  $n = 146$  and  $k = 0.9268293$ . Fractional functionality is required, so bit NILFRAC in I<sup>2</sup>C-bus register FRACN2 should be set to logic 0. Since k is greater than 0.75, k is corrected to  $k = k - 0.5 = 0.4268293$ , and N is corrected to  $N = n \times 2 + 1 = 293$ . The resulting values of  $R = 1$ ,  $M = 1$ ,  $N = 293$  and  $K = 01\ 1011\ 0101\ 0001\ 0010\ 1011$  are set by I<sup>2</sup>C-bus registers DCRCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17), MAINDIV0 (Table 18), FRACN2 (Table 19), FRACN1 (Table 20) and FRACN0 (Table 21).

If the I<sup>2</sup>C-bus is not used, the clock synthesizer can be set up for the eight pre-programmed bit rates shown in Table 3, by pins DR0, DR1 and DR2 using an external reference clock frequency of 19.44 MHz.

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### Prescaler outputs

The frequency of prescaler outputs PRSCLO and PRSCLOQ is the VCO frequency divided by a ratio of N.K. If the synthesizer is in-lock, the frequency of the prescaler output is equal to the reference frequency at CREF and CREFQ divided by R which also corresponds to the recovered data rate. This provides an accurate reference that can be used by other phase locked loops in the application. If required, the polarity of the prescaler outputs can be inverted by setting bit PRSCLOINV in I<sup>2</sup>C-bus register IOCNF0 (address CBH) to logic 1. If no prescaler information is required, its output can be disabled by setting bit PRSCLOEN in the same register to logic 0. In addition, the prescaler output can be set for type of output, termination mode and signal amplitude. These parameter settings also apply to the parallel output clock POCLK and POCLKQ and parity error output PARERR and PARERRQ. For programming details, These parameter settings also apply to the parallel demultiplexer outputs. For programming details; see Section "Configuring the parallel interface".

### Programming the FWD

The default window for frequency acquisition is 1000 ppm around the desired bit rate. The size of window determines the amount of variation in the frequency of the applied reference clock, and VCO, that is tolerated by the FWD. The window size can be set to other predefined values between 250 and 2000 ppm by bits WINDOWSIZE in I<sup>2</sup>C-bus register DCRCNF (address B6H).

An additional feature allows the size of the frequency acquisition window to be set to 0 ppm, which effectively removes the 'dead zone' from the FWD, converting it to a classical PLL. The VCO will then be directly phase-locked to the reference signal instead of the incoming bit stream. This is implemented by either applying a LOW level to pin WINSIZE, or by setting bit WINSIZE to logic 0 and bit I2CWINSIZE to logic 1 in I<sup>2</sup>C-bus register DCRCNF; see Table 10.

**Table 10** Truth table for pin WINSIZE

WINSIZE	WINDOW SIZE (ppm)
LOW	0
HIGH	1000

### Accurate clock generation during loss of signal

During a loss of signal, there is no data present for clock recovery to use. A frequency acquisition window size of zero will make the recovered clock frequency equal to the reference frequency, including its tolerance.

Setting bit AUTOWIN in I<sup>2</sup>C-bus register DCRCNF makes the window size dependent on the LOS status of the active limiter channel. If the optical input signal is lost, the FWD automatically selects the 0 ppm window size, so that the VCO is directly phase-locked to the reference signal. This ensures that the output clock signal remains stable during loss of signal, and automatically reverts to normal DCR operation when the input signal returns.

Note that the accuracy of the reference frequency must be better than 20 ppm for the application to comply with ITU-T recommendations.

### INWINDOW signal

The status of the FWD circuit is indicated by the level on pin INWINDOW. A HIGH level indicates that the VCO is within the defined frequency acquisition window size, and a LOW level indicates that the VCO is outside the defined window size. The status of the FWD circuit is also indicated by bit INWINDOW in I<sup>2</sup>C-bus registers INTERRUPT and STATUS.

### Jitter performance

The clock synthesizer is optimized for minimum jitter generation. For all SDH/SONET bit rates, the generated jitter complies with ITU-T standard G.958 using a pure reference clock. To ensure negligible loss of performance when a reference clock is used, the reference signal should have a single sideband phase noise of better than -140 dBc/Hz, at frequencies of more than 12 kHz from the carrier. If reference divider R is used, this negative value is allowed to increase at approximately  $20 \times \log(R)$ .

### Demultiplexer

The demultiplexer converts the serial input bit stream to parallel formats of 1:16, 1:10, 1:8, and 1:4. The output data is available on a scalable bus, of which the output driver type can be either LVPECL or CML. In addition to the deserializing function, the demultiplexer comprises a parity calculator and a frame header detection circuit.

A calculated parity of EVEN is output at pins PARITY and PARITYQ. A detected frame header pattern in the data stream results in a 1 clock cycle wide pulse on outputs FP and FPQ.

**30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver**

**TZA3012AHW**

Making pin ENBA HIGH automatically aligns the parallel output into logical bytes or words. The same function is implemented by setting bit ENBA in I<sup>2</sup>C-bus register DMXCNF (address A8H).

To support most commonly used transmission systems and protocols, the demultiplexing ratio can be set to 1:16, 1:10, 1:8, and 1:4, and the frame header pattern programmed to any 32 or 10-bit pattern; see Section “Frame detection”.

If required, the demultiplexer output can be forced into a fixed logic 0 state by bit DMXMUTE in I<sup>2</sup>C-bus register DMXCNF.

**Adjustable demultiplexing ratio**

For optimum layout connectivity, the physical positions of parallel data bus pins D00 to D15 and D00Q to D15Q on the chip are located either side of pin V<sub>EE</sub> (pin 63). The number of parallel data bus outputs that are used

depends on the demultiplexing ratio selected by pins DMXR0 and DMXR1 or by bits DMXR in I<sup>2</sup>C-bus register DMXCNF (address A8 H). Any unused parallel data bus outputs are disabled. The configuration settings and active outputs for each demultiplexing ratio are shown in Table 11.

In I<sup>2</sup>C-bus control mode, the default demultiplexing ratio is 16:1.

To allow optimum layout connectivity, the pin designations of the parallel data bus bits can be reversed so that the default designated pin for D15 (MSB) is exchanged with the default designated pin for D0 (LSB). This is implemented by bit BUSSWAP in I<sup>2</sup>C-bus register DMXCNF (address A8H).

The highest supported speed for the parallel data bus is 400 Mbits/s. Therefore a demultiplexing ratio of 4:1 will support bit rates of up to 1.6 Gbits/s.

**Table 11** Setting demultiplexing ratio

PIN DMXR1	PIN DMXR0	BITS DMXR (REG DMXCNF)	DEMULPLEXING RATIO	ACTIVE OUTPUTS LSB to MSB
LOW	LOW	00	1:4	D06 to D09
LOW	HIGH	01	1:8	D04 to D11
HIGH	LOW	10	1:10	D03 to D12
HIGH	HIGH	11	1:16	D00 to D15

**Frame detection**

Byte alignment is enabled if the Enable Byte Alignment input (pin ENBA) is HIGH, or if bit I2CENBA and bit ENBA are both logic 1 in I<sup>2</sup>C-bus register DMXCNF (address A8H). Whenever the incoming data has a 32-bit or 10-bit sequence that matches the programmed frame header pattern, the data is formatted into logical bytes or words, and a frame pulse is generated on differential outputs FP and FPQ. Any frame header pattern can be programmed in I<sup>2</sup>C-bus registers HEADER0 to HEADER3.

Any bit position can be programmed with a ‘don’t care’ to give a frame header pattern that is either much shorter than 32 or 10 bits, or has gaps. The “don’t care” bits are produced by programming a pattern into I<sup>2</sup>C-bus registers HEADERX0 to HEADERX3 which is used to mask the programmed frame header pattern as shown in the example Fig.9.

The default frame header pattern is F6F62828H, corresponding to the middle section of the standard SDH/SONET frame header (the last two A1 bytes plus the first two A2 bytes).



30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.9 Example of programming the frame header pattern.

If ENBA is LOW, no active alignment takes place. However, if the frame header pattern occurs in the formatted data, a frame pulse will still be output on pins FP and FPQ.

For 10-bit oriented protocols, such as Gigabit Ethernet, the frame header detection operates on a 10-bit pattern sequence. These 10 bits should be programmed into I<sup>2</sup>C-bus registers HEADER3 and the two MSBs of HEADER2; the remaining 22 bits are ignored. A 'don't care' pattern overlay can be programmed in I<sup>2</sup>C-bus register HEADERX3 and the two MSBs of HEADERX2.

Since some 10-bit oriented protocols use a DC balancing code, the detection pattern could appear in complementary form in the data stream. By setting bit CMPL in I<sup>2</sup>C-bus register DMXCNF (address A8H), the header detection scans the data stream for both the programmed pattern and its complement simultaneously. Either occurrence produces a 'byte' alignment and a corresponding frame pulse on pins FP and FPQ.

The default pattern (after power-up) is '0011111010' or K28.5 character plus alternating 010. This is the only pattern containing five consecutive bits of the same sign.

**Receiver framing in SDH/SONET applications**

Figure 10 shows a typical SDH/SONET reframe sequence involving byte alignment. Frame and byte boundary detection is enabled on the rising edge of ENBA and remains enabled while ENBA is HIGH. Boundaries are recognized on receipt of the second A2 byte and FP goes HIGH for one POCLK cycle.

In 1:16 mode, the first two A2 bytes in the frame header are the first data word to be reported with the correct alignment on the outgoing data bus (D00 to D15). In 1:8 mode the first A2 byte is the first aligned data byte (D04 to D11), while in 1:4 mode the most significant nibble of the first A2 byte is the first aligned data (D06 to D09).

When interfacing with a section terminating device, ENBA must remain HIGH for a full frame after the initial frame pulse. This is to allow the section terminating device to verify internally that frame and byte alignment are correct; see Fig.11. Byte boundary detection is disabled on the first FP pulse after ENBA has gone LOW.

Figure 12 shows frame and byte boundary detection activated on the rising edge of ENBA, and deactivated by the first FP pulse after ENBA has gone LOW.

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.10 Frame and byte detection in SDH/SONET application.




Fig.11 ENBA timing with section terminating device.




Fig.12 Alternate ENBA timing.

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### Parity generation

Outputs PARITY and PARITYQ provide the even parity of the byte/word that is currently available on the parallel bus. Odd parity can be output by setting bit PARINV to logic 1 in I<sup>2</sup>C-bus register IOCNF2 (address C9H). If no parity output is required, and/or to reduce output power, set bit PAREN, in the same register, to logic 0.

### Configuring the parallel interface

There are several options for configuring the parallel interface which comprises the parallel data bus and associated outputs. The options for parallel data output D00 to D15 and D00Q to D15Q, parallel clock output POCLK and POCLKQ, parity output PARITY and PARITYQ, frame pulse output FP and FPQ, and prescaler output PRSCLO and PRSCLOQ are: output driver type, termination mode, output amplitude, signal polarity, and selective enabling or disabling. The parallel data bus pin designations can also be reversed and/or muted. These options are set in I<sup>2</sup>C-bus registers IOCNF3 (address C8H) and IOCNF2 (address C9H), IOCNF0 (address CBH) and DMXCNF (address A8H).

I<sup>2</sup>C-bus register IOCNF3, bit MFOUTMODE selects either the CML or LVPECL output driver. The default is LVPECL. Bit MFOUTTERM sets the output termination mode to either standard LVPECL or floating termination, or in CML mode, to either DC or AC-coupled. In all cases, bits MFS adjust the amplitude. The default output amplitude is 800 mV (p-p) single-ended.

In I<sup>2</sup>C-bus register IOCNF2, setting bit PDEN to logic 0 disables the parallel interface output driver. This is not the same effect as setting bit DMXMUTE in I<sup>2</sup>C-bus register DMXCNF (address A8H), which forces the outputs to a logic 0 state. Setting bit PDINV to logic 1 in I<sup>2</sup>C-bus register IOCNF2 (address C9H) inverts the polarity of the parallel data. Setting bit POCLKINV to logic 1 in the same register inverts the clock output so that the clock edge is shifted by half a clock cycle, changing the rising edge to a falling edge. This function can be used to resolve a parallel data bus timing problem. The parallel bus clock is disabled by setting bit POCLKEN to logic 0 in the same register. Control bits in the same register and in register IOCNF0 (address CBH) also apply the same options to the parity, frame pulse and prescaler outputs.

### Loop mode I/Os

In line loopback mode, the internal data and clock routing switch routes the received serial data and recovered clock to outputs DOUT, DOUTQ, COUT and COUTQ instead of to the demultiplexer. Line loopback mode is activated by a LOW level on pin ENLOUTQ. Line loopback mode is also selected by setting bit ENLOOPOUT and bit I2CLOOPMODE in I<sup>2</sup>C-bus register DIVCNF (address B0H).

In diagnostic loopback mode, the demultiplexer selects the serial data and clock signals at loop mode input pins DLOOP, DLOOPQ and CLOOP, CLOOPQ instead of from the DCR. Diagnostic loopback mode is activated by a LOW level on pin ENLINQ. Diagnostic loopback mode is also selected by setting bit ENLOOPIN and bit I2CLOOPMODE in I<sup>2</sup>C-bus register DIVCNF (address B0H).

### Configuring the RF I/Os

The polarity of specific RF serial data and clock I/O signals can be inverted using I<sup>2</sup>C-bus register IOCNF1 (address CAH).

To allow easier connection to other ICs, the pin designations for input data can be exchanged with the pin designations for input clock. The pin designations for output data and output clock can also be exchanged.

The default pin designations for Loop mode input data and clock are exchanged by setting bit CDINSWAP in I<sup>2</sup>C-bus register IOCNF1 so that signals at pins CLOOP and CLOOPQ are treated as data and signals at pins DLOOP and DLOOPQ are treated as clock.

The default pin designations for Loop mode output data and clock are exchanged by setting bit CDOUTSWAP in I<sup>2</sup>C-bus register IOCNF1 so that signals at pins COUT and COUTQ are treated as data and signals at pins DOUT and DOUTQ are treated as clock.

The amplitude of the RF serial output signals in CML drive mode, is adjustable (in 16 steps) between 60 mV (p-p) and 1000 mV (p-p), single-ended, controlled by bits RFS and RFSWING in I<sup>2</sup>C-bus register IOCNF0 (address CBH). The default amplitude is 80 mV (p-p), single-ended. The RF serial outputs are AC-coupled.

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### CMOS control inputs

CMOS control inputs UI, INSEL, WINSIZE, DMXR0, DMXR1, ENBA, ENLOUTQ, ENLINQ and CS(DR0) have an internal pull-up resistor so that these pins go HIGH when open circuit, and only go LOW when deliberately forced. This is also true for pins DR1 and DR2 in pre-programmed mode (pin UI is LOW). In I<sup>2</sup>C-bus control mode (pin UI is HIGH), pins SCL and SDA comply with the I<sup>2</sup>C-bus interface standard.

### Power supply connections

Four separate supply domains ( $V_{DD}$ ,  $V_{CCD}$ ,  $V_{CCO}$  and  $V_{CCA}$ ) provide isolation between the various functional blocks. Each supply domain should be connected to a common  $V_{CC}$  using a separate filter. **All supply pins, including the exposed die pad, must be connected.** The die pad connection to ground must have the lowest possible inductance. Since the die pad is also used as the main ground return of the chip, this connection must also have a low DC impedance. The voltage supply levels should be in accordance with the values specified in Chapters "Characteristics" and "Limiting values".

All external components should be surface mounted, with a preferable size of 0603 or smaller. The components must be mounted as close to the IC as possible.

### Interrupt register

The following events are recorded by setting the appropriate bit(s) in I<sup>2</sup>C-bus register INTERRUPT (address 00 H):

- Loss of signal on channel 1
- Loss of signal on channel 2
- DCR frequency locked or unlocked
- Limiter channel switching enabled or disabled
- High junction temperature.

When register INTERRUPT is polled by an I<sup>2</sup>C-bus read action, any set bits are reset. If a condition is still active, the corresponding bit remains set.

### Status register

The current status of the conditions that are recorded by register INTERRUPT are indicated by setting the appropriate bit(s) in I<sup>2</sup>C-bus register STATUS (address 01H). A bit is set only for the period that the condition is active and resets when the condition clears. Register STATUS is polled by an I<sup>2</sup>C-bus read action.

### Interrupt generation

An interrupt is generated if an interrupt condition sets a bit in I<sup>2</sup>C-bus register INTERRUPT (address 00H) and if the bit is not masked by I<sup>2</sup>C-bus register INTMASK (address CCH). Only the high junction temperature interrupt bit is not masked by default. A generated interrupt is indicated by an active logic level at pin INT. The active output level used is set by bit INTPOL in I<sup>2</sup>C-bus register INTMASK. The default is an active LOW level. Bit INTOUT sets the output mode at pin INT to either open-drain or to standard CMOS. The default is open-drain. An active LOW output in open-drain mode allows several receivers to be connected together, and requires only one 3.3 k $\Omega$  pull-up resistor.

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver


TZA3012AHW

## CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


### Bit transfer

Refer to Fig.13. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.



### Start and stop conditions

Refer to Fig.14. Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).



# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

## TZA3012AHW

### System configuration

Refer to Fig.15. A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.




Fig.15 System configuration.

### Acknowledge

Refer to Fig.16. Only one data byte is transferred between the start and stop conditions during a write from the transmitter to the receiver. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by **not** generating an acknowledge on the **last byte** that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition; see Fig.19.




Fig.16 Acknowledgment on the I2C-bus.

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

## TZA3012AHW

### I<sup>2</sup>C-BUS PROTOCOL

#### Addressing

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The address byte is sent after the start condition.

The master transmitter/receiver either reads from the read-registers or writes to the write-registers. It is not possible to read from and write to the same register. Figure 17 shows how the slave and register address bytes are defined.




Fig.17 Slave and register addresses.

#### Read/Write protocols

The protocol for writing to a single register is shown in Fig.18. The transmitter sends the address of the slave device, waits for an acknowledge from the slave, sends register address, waits for an acknowledge from the slave, sends data byte, waits for an acknowledge from the slave, followed by a stop condition.





Fig.18 Write protocol.

The protocol for reading one or more registers is shown in Fig.19. The receiver sends the address of the slave device, waits for an acknowledge from the slave, receives data byte(s) from the slave (the TZA3012AHW starts sending data after asserting an acknowledge), after receiving the data, the receiver sends an acknowledge or, if finished, a not-acknowledge, followed by a stop condition.

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW



(1) The master receiver must signal an end of data to the slave transmitter by **not** generating an acknowledge on the **last byte** that has been clocked out of the slave.

Fig.19 Read protocol.

**I<sup>2</sup>C-bus registers**

The I<sup>2</sup>C-bus registers are accessed in I<sup>2</sup>C-bus control mode by setting pin UI HIGH or leaving pin UI open circuit. Address and read/write data are transferred serially via pin SDA and clocked via pin SCL when pin CS (chip select) is HIGH. The I<sup>2</sup>C-bus registers are listed in Table 12.



# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

Table 12 I<sup>2</sup>C-bus registers

ADDRESS (HEX) <sup>(1)</sup>	NAME	FUNCTION	DEFAULT VALUE	READ/ WRITE
00	INTERRUPT	Interrupt register; see Table 13	–	R
01	STATUS	Status register; see Table 14	–	R
A0	HEADER3	Programmable header, most significant byte 1:10 ratio	1111 0110 0011 1110	W
A1	HEADER2	Programmable header 1:10 ratio	1111 0110 10X XXXX	W
A2	HEADER1	Programmable header	0010 1000	W
A3	HEADER0	Programmable header, least significant byte	0010 1000	W
A4	HEADERX3	Programmable header, don't care, most significant byte 1:10 ratio	0000 0000 0000 0000	W
A5	HEADERX2	Programmable header, don't care 1:10 ratio	0000 0000 00XX XXXX	W
A6	HEADERX1	Programmable header, don't care	0000 0000	W
A7	HEADERX0	Programmable header, don't care, least significant byte	0000 0000	W
A8	DMXCNF	Demultiplexer configuration register; see Table 15	0000 1011	W
B0	DIVCNF	Octave and loop mode configuration register; see Table 16	0000 0000	W
B1	MAINDIV1	Main divider division factor N; most significant byte; range 128 to 511; see Table 17	0000 0001	W
B2	MAINDIV0	Main divider division factor N; least significant byte; see Table 18	0000 0000	W
B3	FRACN2	Fractional divider division factor K; see Table 19	1000 0000	W
B4	FRACN1	Fractional divider division factor K; see Table 20	0000 0000	W
B5	FRACN0	Fractional divider division factor K; see Table 21	0000 0000	W
B6	DCRCNF	DCR configuration register; see Table 22	0000 1100	W
BC	LIMLOS1TH	Limiter 1 loss of signal threshold register; range 0 to 255	0000 0000	W
BD	LIMLOS1CNF	Limiter 1 loss of signal configuration register; see Table 23	0000 1101	W
BE	LIMLOS2TH	Limiter 2 loss of signal threshold register; range 0 to 255	0000 0000	W
BF	LIMLOS2CNF	Limiter 2 loss of signal configuration register; see Table 24	0000 1101	W
C0	LIMSLICE1	Limiter 1 slice level register; range 0 to 255	0000 0000	W
C1	LIMSLICE2	Limiter 2 slice level register; range 0 to 255	0000 0000	W
C2	LIMCNF	Limiter configuration register; see Table 25	0000 1000	W
C8	IOCNF3	Parallel interface output configuration register 3; see Table 26	0000 1100	W
C9	IOCNF2	Parallel interface output configuration register 2; see Table 27	1010 1010	W
CA	IOCNF1	RF serial I/O configuration register 1; see Table 28	0000 0000	W
CB	IOCNF0	RF serial output configuration register 0; see Table 29	0010 0011	W
CC	INTMASK	Interrupt masking register; see Table 30	0101 0000	W

**Notes**

- Addresses not shown must not be accessed.
- X = don't care.

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 13** Register INTERRUPT (address 00H)

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	loss of signal on channel 1 no signal present (loss of signal condition) signal present	LOS1
						1 0		loss of signal on channel 2 no signal present (loss of signal condition) signal present	LOS2
					1 0			DCR frequency indication frequency outside predefined window (unlocked) frequency inside predefined window (locked)	INWINDOW
				1 0				auto-switching between channels enabled (active limiter indicated in Status register) disabled (no auto-switching between channels)	LIMSW
			1 0					high junction temperature junction temperature $\geq 130$ °C junction temperature $< 130$ °C	TALARM
0	0	0						reserved	

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

**Table 14** Register STATUS (address 01H)

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	loss of signal on channel 1 no signal present (loss of signal condition) signal present	LOS1
						1 0		loss of signal on channel 2 no signal present (loss of signal condition) signal present	LOS2
					1 0			DCR frequency indication frequency inside predefined window (locked) frequency outside predefined window (unlocked)	INWINDOW
				1 0				active limiter indication limiter 1 active limiter 2 active	LIMSEL
			1 0					high junction temperature junction temperature $\geq 130$ °C junction temperature $< 130$ °C	TALARM
0	0	0						reserved	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 15** Register DMXCNF (address A8H); default value 0BH

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
						1 1 0 0	1 0 1 0	demultiplexing ratio 1:16 1:10 1:8 1:4	DMXR
					1 0			demultiplexing ratio programming via I <sup>2</sup> C-bus interface via pins DMXR0 and DMXR1	I2CDMXR
				1 0				frame header detection in 1:10 Gigabit Ethernet mode simultaneously check for complementary header check programmed header only	CMPL
			1 0					parallel data bus bit designations D00 = MSB, D15 = LSB (reversed) D15 = MSB, D00 = LSB (normal)	BUSSWAP
		1 0						demultiplexer mute parallel interface outputs mute; parallel interface outputs forced to logic 0 no mute	DMXMUTE
	1 0							enable/disable byte alignment enabled disabled	ENBA
1 0								ENBA control via I <sup>2</sup> C-bus interface via pin ENBA	I2CENBA
0	0	0	0	1	0	1	1	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 16** Register DIVCNF (address B0H); default value 00H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
					0	0	0	octave divider division factor M, octave selection M = 1, octave number 0	DIV_M
					0	0	1	M = 2, octave number 1	
					0	1	0	M = 4, octave number 2	
					0	1	1	M = 8, octave number 3	
					1	0	0	M = 16, octave number 4	
					1	0	1	M = 32, octave number 5	
					1	1	0	M = 64, octave number 6	
			0	0				reserved	
		1						enable/disable loop mode inputs enabled disabled	ENLOOPIN
	1							enable/disable loop mode outputs enabled disabled	ENLOOPOUT
1								loop mode control via I <sup>2</sup> C-bus interface via pin ENLINQ and/or pin ENLOUTQ	I2CLOOPMODE
0	0	0	0	0	0	0	0	default value	

**Table 17** Register MAINDIV1 (address B1H); default value 01H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
–	–	–	–	–	–	–	N8	main divider division factor N; N8 = MSB	DIV_N
0	0	0	0	0	0	0	1	default value	

**Table 18** Register MAINDIV0 (address B2H); default value 00H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
N7	N6	N5	N4	N3	N2	N1	N0	main divider division factor N; N0 = LSB	DIV_N
0	0	0	0	0	0	0	0	default value	

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

**Table 19** Register FRACN2 (address B3H); default value 80H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
NF	X	K21	K20	K19	K18	K17	K16	fractional divider division value K; K21 = MSB	DIV_K
1								NILFRAC control bit no fractional N functionality	NILFRAC
0								fractional N functionality	
1	0	0	0	0	0	0	0	default value	

**Note**

1. X = don't care.

**Table 20** Register FRACN1 (address B4H); default value 00H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
K15	K14	K13	K12	K11	K10	K9	K8	fractional divider division value K	DIV_K
0	0	0	0	0	0	0	0	default value	

**Table 21** Register FRACN0 (address B5H); default value 00H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
K7	K6	K5	K4	K3	K2	K1	K0	fractional divider division value K; K0 = LSB	DIV_K
0	0	0	0	0	0	0	0	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 22** Register DCRCNF (address B6H); default value 0CH

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
					0 1 1 1	1 0 0 1	1 0 1 0	FWD window size; relative to bit rate 2000 ppm 1000 ppm 500 ppm 250 ppm	WINDOWSIZE
				1 0				FWD window size select; WINDOWSIZE value or zero window size specified by 'WINDOWSIZE'; PLL frequency allowed to vary around the reference frequency window size = 0 ppm; PLL frequency directly synthesized from reference frequency	WINSIZE
			1 0					WINSIZE control bit via I <sup>2</sup> C-bus interface via pin WINSIZE	I2CWINSIZE
		1 0						automatic window size select enabled disabled	AUTOWIN
1 1 0 0	1 0 1 0							reference divider division factor R; reference frequency R = 8; 155.52 MHz R = 4; 77.76 MHz R = 2; 38.88 MHz R = 1; 19.44 MHz	REFDIV
0	0	0	0	1	1	0	0	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 23** Register LIMLOS1CNF (address BDH); default value 0DH

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	loss of signal detection on channel 1 enabled disabled	LOS1
						1 0		loss of signal threshold level control bit on channel 1 via I <sup>2</sup> C-bus interface by internal DAC; register LIMLOS1TH via analog voltage on pin LOSTH1	I2CREFLVL1
			0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 0 1 0 0 1			loss of signal detection hysteresis on channel 1 0 dB 1 dB 2 dB 3 dB 4 dB 5 dB 6 dB 7 dB	HYS1
		1 0						slice level on channel 1 enabled disabled	SL1
	1 0							slice level sign on channel 1 positive negative	SL1SGN
1 0								polarity of LOS on channel 1 inverted normal	LOS1POL
0	0	0	0	1	1	0	1	default value	



30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 24** Register LIMLOS2CNF (address BFH); default value 0DH

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	loss of signal detection on channel 2 enabled disabled	LOS2
						1 0		loss of signal threshold level control bit on channel 2 via I <sup>2</sup> C-bus interface by internal DAC; register LIMLOS2TH via analog voltage on pin LOSTH2	I2CREFLVL2
			0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 0 1 0 0 1			loss of signal detection hysteresis on channel 2 0 dB 1 dB 2 dB 3 dB 4 dB 5 dB 6 dB 7 dB	HYS2
		1 0						slice level on channel 2 enabled disabled	SL2
	1 0							slice level sign on channel 2 positive negative	SL2SGN
1 0								polarity of LOS on channel 2 inverted normal	LOS2POL
0	0	0	0	1	1	0	1	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 25** Register LIMCNF (address C2H); default value 08H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
					0	0	0	amplifier octave selection octave number 0; 1800 to 3200 Mbits/s	AMPOCT
					0	0	1	octave number 1; 900 to 1800 Mbits/s	
					0	1	0	octave number 2; 450 to 900 Mbits/s	
					0	1	1	octave number 3; 225 to 450 Mbits/s	
					1	X	X	octave number 4; 30 to 225 Mbits/s	
				1				channel selection channel 1 selected; limiter 1 active channel 2 selected; limiter 2 active	INSEL
			1					channel selection control bit via I <sup>2</sup> C-bus interface; bit INSEL via pin INSEL	I2CINSEL
		1						single/dual limiter selection both limiters active single limiter active, specified by bit INSEL	BOTHON
0	0							reserved	
0	0	0	0	1	0	0	0	default value	

**Note**

- 1. X = don't care.

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

**Table 26** Register IOCNF3 (address C8H); default value 0CH

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
				0	0	0	0	parallel output signal amplitude 60 mV (p-p)	MFS
				0	0	0	1	minimum; 120 mV (p-p)	
				1	1	0	0	default; 800 mV (p-p)	
				1	1	1	1	maximum; 1 000 mV (p-p)	
		0	0					reserved	
	1							parallel output termination LVPECL mode: floating; CML mode: AC-coupled	MFOUTTERM
	0							LVPECL mode: standard; CML mode: DC-coupled	
1								parallel output mode Current Mode Logic (CML)	MFOUTMODE
0								Low Voltage Positive Emitter Coupled Logic (LVPECL)	
0	0	0	0	1	1	0	0	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 27** Register IOCNF2 (address C9H); default value AAH

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	parallel data output polarity inverted normal	PDINV
						1 0		parallel data output enable enabled disabled	PDEN
					1 0			parallel clock output polarity inverted normal	POCLKINV
				1 0				parallel clock output enable enabled disabled	POCLKEN
			1 0					parity output polarity inverted normal	PARINV
		1 0						parity output enable enabled disabled	PAREN
	1 0							frame pulse output polarity inverted normal	FPINV
1 0								frame pulse output enable enabled disabled	FPEN
1	0	1	0	1	0	1	0	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 28** Register IOCNF1 (address CAH); default value 00H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	loop mode clock input polarity inverted normal	CININV
						1 0		loop mode data input polarity inverted normal	DININV
					1 0			loop mode clock and data inputs swap clock and data input pairs swapped normal	CDINSWAP
				1 0				loop mode clock output polarity inverted normal	COUINV
			1 0					loop mode data output polarity inverted normal	DOUINV
		1 0						loop mode clock and data outputs swap clock and data output pairs swapped normal	CDOUTSWAP
0	0							reserved	
0	0	0	0	0	0	0	0	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 29** Register IOCNF0 (address CBH); default value 23H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
				0	0	0	0	RF serial output signal amplitude minimum: 20mV (p-p); 60 mV (p-p) high swing	RFS
				0	0	1	1	default: 80mV (p-p); 250 mV (p-p) high swing	
				1	1	1	1	maximum: 300mV (p-p); 1000 mV (p-p) high swing	
			1					prescaler output polarity inverted	PRSCLOINV
			0					normal	
		1						prescaler output enable enabled	PRSCLOEN
		0						disabled	
	1							RF serial output swing high swing	RFSWING
	0							low swing	
0								reserved	
0	0	1	0	0	0	1	1	default value	

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

**Table 30** Register INTMASK (address CCH); default value A0H

BIT								PARAMETER	
7	6	5	4	3	2	1	0	DESCRIPTION	NAME
							1 0	mask LOS1 signal not masked masked; note 1	MLOS1
						1 0		mask LOS2 signal not masked masked; note 1	MLOS2
					1 0			mask INWINDOW signal not masked masked; note 1	MINWINDOW
				1 0				mask LIMSEL signal not masked masked; note 1	MLIMSEL
			1 0					mask high junction temperature not masked masked; note 1	MTALARM
		0						reserved	
	1 0							pin INT polarity mode inverted; active LOW output normal; active HIGH output	INTPOL
1 0								pin INT output mode standard CMOS output open-drain output	INTOUT
0	1	0	1	0	0	0	0	default value	

**Note**

- Signal is not processed by the interrupt controller.

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### TZA3012AHW FEATURES IN PRE-PROGRAMMED MODE

Although the TZA3012AHW is primarily intended to be programmed via the I<sup>2</sup>C-bus (pin UI HIGH), many of the TZA3012AHW functions can be accessed via the external chip pins in pre-programmed mode (pin UI LOW) as follows:

- Choice of four pre-programmed SDH/SONET bit rates: STM1/OC3, STM4/OC12, STM16/OC48, STM16/OC48 + FEC; pins DR0 to DR2
- Choice of four pre-programmed bit rates; Fibre Channel, double Fibre Channel, Gigabit Ethernet, 10-Gigabit Ethernet; pins DR0 to DR2
- Choice of four demultiplexing ratios; 1:16, 1:10, 1:8 or 1:4 pins DMUXR1 and DMUXR0
- Input channel selection (INSEL)
- Received signal strength indicator, independently for channels 1 and 2
- Loss of signal detection threshold for each input channel individually (LOSTH1 and LOSTH2)
- Automatic disable of unused logarithmic detector (LOSTH1 and LOSTH2)
- Loop mode serial input and output configuration: pins ENLINQ and ENLOUTQ
- Automatic byte alignment for SDH/SONET or Gigabit Ethernet (ENBA)
- Frame detection for SDH/SONET (pattern is A1A1A2A2) or Gigabit Ethernet
- EVEN parity generation
- LVPECL outputs on parallel interface with 800 mV (p-p), single-ended signal, (DC-coupled termination to  $V_{CC} - 2\text{ V}$ )
- CML serial RF outputs with typical 80 mV (p-p), single-ended signal, (AC-coupled load)
- In window detection (INWINDOW)
- FWD window size select, WINDOWSIZE value ppm or 0 ppm (WINSIZE)
- High junction temperature indication (pin INT; open-drain)
- 18 to 21 MHz reference frequency supported.

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{CCA}$ , $V_{CCD}$ , $V_{CCO}$ , $V_{DD}$	supply voltages	-0.5	+3.6	V
$V_n$	DC voltage on pins D00 to D15, D00Q to D15Q, POCLK, POCLKQ, FP, FPQ, PARITY, PARITYQ, PRSCLO and PRSCLOQ	$V_{CC} - 2.5$	$V_{CC} + 0.5$	V
	LOSTH1, LOSTH2 and RREF	-0.5	$V_{CC} + 0.5$	V
	RSSI1 and RSSI2	-0.5	$V_{CC} + 0.5$	V
	UI, INSEL, WINSIZE, CS, SDA, SCL, DMXR0, DMXR1, ENBA, ENLOUTQ and ENLINQ	-0.5	$V_{CC} + 0.5$	V
	LOS1, LOS2 and INWINDOW	-0.5	$V_{CC} + 0.5$	V
	INT	-0.5	$V_{CC} + 0.5$	V
$I_n$	input current on pins IN1, IN1Q, IN2 and IN2Q	-30	+30	mA
	CREF, CREFQ, CLOOP, CLOOPQ, DLOOP and DLOOPQ	-20	+20	mA
	INT	-2	+2	mA
$T_{amb}$	ambient temperature	-40	+85	°C
$T_j$	junction temperature	-	+125	°C
$T_{stg}$	storage temperature	-65	+150	°C



# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient	notes 1 and 2	16	K/W

### Notes

- In compliance with JEDEC standards JESD51-5 and JESD51-7.
- Four-layer Printed-Circuit Board (PCB) in still air with 36 plated vias connected with the heatsink and the second and fourth layer in the PCB.

## CHARACTERISTICS

$V_{CC} = 3.14$  to  $3.47$  V;  $T_{amb} = -40$  to  $+85$  °C;  $R_{th(j-a)} \leq 16$  K/W; all characteristics are specified for the default settings (note 1); all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
<b>Supplies</b>						
$I_{CCA}$	analog supply current		15	20	27	mA
$I_{CCD}$	digital supply current	see Figs 20 and 22	270	350	450	mA
$I_{CCO}$	oscillator supply current		20	25	33	mA
$I_{DD}$	digital supply current		0	0	1	mA
$I_{CC(tot)}$	total supply current	note 2	305	395	511	mA
$P_{tot}$	total power dissipation	note 2	0.96	1.3	1.77	W
<b>CMOS input: pins UI, DR0, DR1, DR2, INSEL, WINSIZE, DMXR0, DMXR1, ENBA, ENLOUTQ and ENLINQ</b>						
$V_{IL}$	LOW-level input voltage		–	–	$0.2V_{CC}$	V
$V_{IH}$	HIGH-level input voltage		$0.8V_{CC}$	–	–	V
$I_{IL}$	LOW-level input current	$V_{IL} = 0$ V	–200	–	–	µA
$I_{IH}$	HIGH-level input current	$V_{IH} = V_{CC}$	–	–	10	µA
<b>CMOS output: pins LOS1, LOS2, INWINDOW and INT</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 1$ mA	0	–	0.2	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -0.5$ mA	$V_{CC} - 0.2$	–	$V_{CC}$	V
<b>Open-drain output: pin INT</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 1$ mA	0	–	0.2	V
$I_{OH}$	HIGH-level output current	$V_{OH} = V_{CC}$	–	–	10	µA
<b>Serial output: pins COUT, COUTQ, DOUT and DOUTQ</b>						
$V_{o(p-p)}$	default output voltage swing (peak-to-peak value)	single-ended with $50 \Omega$ external load; ENLOUTQ = LOW; see Figs 23 and 27; note 3	50	80	110	mV
$Z_o$	output impedance	single-ended to $V_{CC}$	80	100	120	$\Omega$
$t_r$	rise time	20% to 80%	–	100	–	ps
$t_f$	fall time	80% to 20%	–	100	–	ps

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$t_{D-C}$	data-to-clock delay	(COUT, COUTQ and DOUT, DOUTQ) between differential crossovers; see Fig.29	80	140	200	ps
$\delta$	duty cycle COUT and COUTQ	between differential crossovers	40	50	60	%
<b>Serial input: pins CLOOP, CLOOPQ, DLOOP and DLOOPQ</b>						
$V_{i(p-p)}$	input voltage (peak-to-peak value)	single-ended	50	–	1000	mV
$V_i$	DC input voltage		$V_{CC} - 1$	–	$V_{CC} + 0.25$	V
$Z_i$	input impedance	single-ended to $V_{CC}$	40	50	60	$\Omega$
$t_d$	clock delay	see Fig.30	260	340	400	ps
$t_{su}$	set-up time	see Fig.30	15	30	60	ps
$t_h$	hold time	see Fig.30	15	30	60	ps
$\delta$	duty cycle signals CLOOP and CLOOPQ	between differential crossovers	40	50	60	%
<b>CML mode parallel output: pins D00 to D15, D00Q to D15Q, FP, FPQ, PARITY, PARITYQ, POCLK, POCLKQ, PRSCLO and PRSCLOQ</b>						
$V_{o(p-p)}$	default output voltage swing (peak-to-peak value)	single-ended with 50 $\Omega$ external load to $V_{CC}$ ; AC-coupled; see Fig.27 or DC-coupled; see Fig.28; note 4	650	800	1000	mV
$Z_o$	output impedance	single-ended to $V_{CC}$	70	95	110	$\Omega$
$t_r$	rise time	20% to 80%	200	250	350	ps
$t_f$	fall time	80% to 20%	200	250	350	ps
$f_{PBR}$	parallel bit rate		–	–	400	Mbits/s
<b>LVPECL mode parallel output: pins D00 to D15, D00Q to D15Q, FP, FPQ, PARITY, PARITYQ, POCLK, POCLKQ, PRSCLO and PRSCLOQ</b>						
$V_{OH}$	HIGH-level output voltage	50 $\Omega$ termination to $V_{CC} - 2V$ ; see Fig.24	$V_{CC} - 1.2$	$V_{CC} - 1.0$	$V_{CC} - 0.9$	V
$V_{OL}$	LOW-level output voltage	50 $\Omega$ termination to $V_{CC} - 2V$ ; see Fig.24	$V_{CC} - 2.0$	$V_{CC} - 1.9$	$V_{CC} - 1.7$	V
$V_{o(p-p)}$	default output voltage swing (peak-to-peak value)	LVPECL floating; Fig.21; single-ended with 50 $\Omega$ external load to $V_{CC}$ ; AC-coupled; see Fig.26 or DC-coupled; see Fig.25; note 4	700	900	1150	mV
$t_r$	rise time	20% to 80%	300	350	400	ps
$t_f$	fall time	80% to 20%	300	350	400	ps
$f_{par}$	parallel bit rate		–	–	400	Mbits/s

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
<b>Parallel timing output: pins D00 to D15, D00Q to D15Q, FP, FPQ, PARITY, PARITYQ, POCLK, POCLKQ, PRSCLO and PRSCLOQ</b>						
t <sub>D-C</sub>	data-to-clock delay D00 to D15/POCLK	DMX 1:16, 1:10, 1:8; see Fig.31; note 5	-100	100	250	ps
t <sub>D-C</sub>	data-to-clock delay D06 to D09/POCLK	DMX 1:4; see Fig.31; note 5	150	180	250	ps
δ	duty cycle POCLK		40	50	60	%
skew	channel to channel skew D00 and Dn (between channels)	DMX 1:16, 1:10, 1:8; note 5	-	-	200	ps
skew	channel to channel skew D06 and D09 (between channels)	DMX 1:4; note 5	-	-	50	ps
<b>Reference: pin RREF</b>						
V <sub>ref</sub>	reference voltage	10 to 20 kΩ resistor to V <sub>EE</sub>	1.17	1.21	1.26	V
<b>I<sup>2</sup>C-bus pins SCL and SDA</b>						
V <sub>IL</sub>	LOW-level input voltage		-	-	0.2V <sub>CC</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.8V <sub>CC</sub>	-	-	V
V <sub>hys</sub>	hysteresis of Schmitt trigger inputs		0.05V <sub>CC</sub>	-	-	V
V <sub>OL</sub>	SDA LOW-level output voltage (open-drain)	I <sub>OL</sub> = 3 mA	0	-	0.4	V
I <sub>L</sub>	leakage current		-10	-	+10	μA
C <sub>i</sub>	input capacitance		-	-	10	pF
<b>I<sup>2</sup>C-bus timing</b>						
f <sub>SCL</sub>	SCL clock frequency		-	-	100	kHz
t <sub>LOW</sub>	SCL LOW time		1.3	-	-	μs
t <sub>HD;STA</sub>	hold time START condition		0.6	-	-	μs
t <sub>HIGH</sub>	SCL HIGH time		0.6	-	-	μs
t <sub>SU;STA</sub>	set-up time START condition		0.6	-	-	μs
t <sub>HD;DAT</sub>	data hold time		0	-	0.9	μs
t <sub>SU;DAT</sub>	data set-up time		100	-	-	ns
t <sub>SU;STO</sub>	set-up time STOP condition		0.6	-	-	μs
t <sub>r</sub>	SCL and SDA rise time		20	-	300	ns
t <sub>f</sub>	SCL and SDA fall time		20	-	300	ns
t <sub>BUF</sub>	bus free time between STOP and START		1.3	-	-	μs
C <sub>b</sub>	capacitive load on each bus line		-	-	400	pF
t <sub>SP</sub>	pulse width of allowable spikes		0	-	50	ns

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{nL}$	noise margin at LOW-level		$0.1V_{CC}$	–	–	V
$V_{nH}$	noise margin at HIGH-level		$0.2V_{CC}$	–	–	V
<b>RF input: pins IN1, INQ1, IN2 and IN2Q</b>						
$V_{i(p-p)}$	input voltage swing (peak-to-peak value)	single-ended; note 6	12	–	500	mV
$V_{sl}$	typical slice level range	note 7	–50	–	+50	mV
$Z_i$	input impedance	differential	80	100	120	$\Omega$
$\alpha_{iso}$	between channel isolation		–	60	–	dB
<b>Received Signal Strength Indicator (RSSI)</b>						
$V_{i(p-p)}$	input voltage swing (peak-to-peak value)	single-ended	5	–	500	mV
$S_{RSSI}$	RSSI sensitivity	see Fig.4	15	17	20	mV/dB
$V_{RSSI}$	output voltage	$V_{i(p-p)} = 32$ mV (p-p); PRBS ( $2^{31}-1$ )	580	680	780	mV
$\Delta V_{O(RSSI)}$	output voltage variation	input 30 to 3200 Mbits/s; PRBS ( $2^{31}-1$ ); $V_{CC} = 3.14$ to $3.47$ V; $\Delta T = 120$ °C	–50	–	+50	mV
<b>Output: pins RSSI1 and RSSI2</b>						
$Z_o$	output impedance		–	1	10	$\Omega$
$I_{O(source)}$	output source current		–	–	1	mA
$I_{O(sink)}$	output sink current		–	–	0.4	mA
<b>LOS detector</b>						
hys	hysteresis	note 8	–	3	–	dB
$t_a$	assert time	$\Delta V_{i(p-p)} = 3$ dB	–	–	5	$\mu$ s
$t_d$	de-assert time	$\Delta V_{i(p-p)} = 3$ dB	–	–	5	$\mu$ s
<b>Reference frequency input: pins CREF and CREFQ</b>						
$V_{i(p-p)}$	input voltage (peak-to-peak value)	single-ended	50	–	1000	mV
$V_i$	DC input voltage		$V_{CC} - 1$	–	$V_{CC} + 0.25$	V
$Z_i$	input impedance	single-ended to $V_{CC}$	40	50	60	$\Omega$
$\Delta f_{CREF}$	reference clock frequency accuracy	SDH/SONET requirement	–20	–	+20	ppm
$f_{CREF}$	reference clock frequency	see Table 7; R = 1, 2, 4 or 8	$18 \times R$	$19.44 \times R$	$21 \times R$	MHz
<b>PLL characteristics</b>						
$t_{acq}$	acquisition time	30 Mbits/s	–	–	200	$\mu$ s
$t_{acq(pc)}$	acquisition time at power cycle	30 Mbits/s	–	–	10	ms
$t_{acq(o)}$	acquisition time octave change	30 Mbits/s	–	–	10	$\mu$ s
TDR	transitionless data run	30 Mbits/s	–	1000	–	bits

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
<b>Jitter tolerance</b>							
$J_{tol(p-p)}$	jitter tolerance (peak-to-peak value)	STM1/OC3 mode (ITU-T G.958); PRBS ( $2^{31}-1$ ); note 9					
		f = 6.5 kHz	3	10	–	UI	
		f = 65 kHz	0.3	1	–	UI	
		f = 1 MHz	0.3	0.5	–	UI	
		STM4/OC12 mode (ITU-T G.958); PRBS ( $2^{31}-1$ ); note 10					
		f = 25 kHz	3	10	–	UI	
		f = 250 kHz	0.3	1	–	UI	
		f = 5 MHz	0.3	0.5	–	UI	
		STM16/OC48 mode (ITU-T G.958); PRBS ( $2^{31}-1$ ); note 11					
f = 100 kHz	3	10	–	UI			
f = 1 MHz	0.3	1	–	UI			
f = 20 MHz	0.3	0.5	–	UI			

**Notes**

- Default settings: UI = LOW (pre-programmed mode; see Table 1); DR0 = LOW, DR1 = HIGH, DR2 = LOW (STM16/OC48); INSEL = HIGH (limiter 1 active); WINSIZE = HIGH (1000 ppm); ENBA = HIGH (automatic byte alignment); ENLOUTQ = HIGH (DOUT, COUT disabled); ENLINQ = HIGH (DLOOP, CLOOP disabled); DMXR0 = HIGH, DMXR1 = HIGH (DMX ratio 1:16); CREF and CREFQ = 19.44 MHz; LOSTH2 not connected (LOS2 switched off); D00 to D15 and D00Q to D15Q, FP, FPQ, PARITY, PARITYQ, POCLK, POCLKQ, PRSCLO and PRSCLOQ not connected.
- The total supply current and power dissipation is dependent on the IC setups such as swing and loop modes and termination conditions.
- The output swing is adjustable in 16 steps controlled by bits RFS in I<sup>2</sup>C-bus register CBH.
- The output swing is adjustable in 16 steps controlled by bits MFS in I<sup>2</sup>C-bus register IOCNF3 (address C8H). In standard LVPECL mode only swing = 12 (default) should be used.
- With 50% duty cycle.
- The RF input is protected against a differential overvoltage; the maximum input current is 30 mA. It is assumed that both inputs carry a complementary signal of the specified peak-to-peak value.
- The slice level is adjustable in 256 steps controlled by I<sup>2</sup>C-bus registers LIMSLICE1 (address C0H) and LIMSLICE2 (address C1H).
- The hysteresis is adjustable in 8 steps controlled by bits HYS1 and HYS2 in I<sup>2</sup>C-bus registers LIMLOS1CNF (address BDH) and LIMLOS2CNF (address BFH).
- The  $J_{tol(p-p)}$  min. value is 0.25UI for  $T_{amb} = -40\text{ °C}$  to  $0\text{ °C}$  at  $f = 65\text{ kHz}$  and  $1\text{ MHz}$ .
- The  $J_{tol(p-p)}$  min. value is 0.25UI for  $T_{amb} = -40\text{ °C}$  to  $0\text{ °C}$  at  $f = 250\text{ kHz}$  and  $5\text{ MHz}$ .
- The  $J_{tol(p-p)}$  min. value is 0.25UI for  $T_{amb} = -40\text{ °C}$  to  $0\text{ °C}$  at  $f = 1\text{ MHz}$  and  $20\text{ MHz}$ .

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.20 Supply current per parallel output.






Fig.21 Output voltage swing of parallel output.

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW



30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




Fig.24 Standard PECL mode.






Fig.25 Floating PECL mode (DC-coupled).





# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW




30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW




30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW



The timing is measured from the crossover point of the clock input signal to the crossover point of the data input.

Fig.30 Loop mode input timing.



The timing is measured from the crossover point of the clock output signal to the crossover point of the data output (all signals are differential).

Fig.31 Parallel bus output timing.


30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

TZA3012AHW

PACKAGE OUTLINE

HTQFP100: plastic thermal enhanced thin quad flat package; 100 leads;  
body 14 x 14 x 1 mm; exposed die pad

SOT638-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	E <sub>h</sub>	e	H <sub>D</sub>	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.2	0.15 0.05	1.05 0.95	0.25	0.27 0.17	0.20 0.09	14.1 13.9	7.1 6.1	14.1 13.9	7.1 6.1	0.5	16.15 15.85	16.15 15.85	1	0.75 0.45	0.2	0.08	0.08	1.15 0.85	1.15 0.85	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT638-1						<del>01-03-30</del> 03-04-07

## 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all the BGA packages
  - for packages with a thickness  $\geq 2.5$  mm
  - for packages with a thickness  $< 2.5$  mm and a volume  $\geq 350$  mm<sup>3</sup> so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness  $< 2.5$  mm and a volume  $< 350$  mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

## Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD	
	WAVE	REFLOW <sup>(2)</sup>
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(6)</sup>	suitable

### Notes

- For more detailed information on the BGA packages refer to the “(LF)BGA Application Note” (AN01026); order a copy from your Philips Semiconductors sales office.
- All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.
- These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

# 30 Mbits/s up to 3.2 Gbits/s A-rate™ fibre optic receiver

TZA3012AHW

## DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

### Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### DISCLAIMERS

**Life support applications** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

---

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

---

TZA3012AHW

**PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS**



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.



---

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

---

TZA3012AHW

**NOTES**

---

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

---

TZA3012AHW

**NOTES**

---

30 Mbits/s up to 3.2 Gbits/s  
A-rate™ fibre optic receiver

---

TZA3012AHW

**NOTES**

# ***Philips Semiconductors – a worldwide company***

## **Contact information**

For additional information please visit <http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com).

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403510/02/pp60

Date of release: 2003 May 21

Document order number: 9397 750 10905

*Let's make things better.*

**Philips  
Semiconductors**



**PHILIPS**