

### LC<sup>2</sup>MOS 16-Bit A/D Converter

AD7701

FEATURES
Monolithic 16-Bit ADC
0.0015% Linearity Error
On-Chip Self-Calibration Circuitry
Programmable Low Pass Filter
0.1 Hz to 10 Hz Corner Frequency
0 to +2.5 V or ±2.5 V Analog Input Range
4 kSPS Output Data Rate
Flexible Serial Interface
Ultralow Power

APPLICATIONS
Industrial Process Control
Weigh Scales
Portable Instrumentation
Remote Data Acquisition

### GENERAL DESCRIPTION


The AD7701 is a 16-bit ADC which uses a sigma delta conversion technique. The analog input is continuously sampled by an analog modulator whose mean output duty cycle is proportional to the input signal. The modulator output is processed by an on-chip digital filter with a six-pole Gaussian response, which updates the output data register with 16-bit binary words at word rates up to 4 kHz. The sampling rate, filter corner frequency and output word rate are set by a master clock input that may be supplied externally, or by a crystal-controlled on-chip clock oscillator.

The inherent linearity of the ADC is excellent, and end-point accuracy is ensured by self-calibration of zero and full-scale which may be initiated at any time. The self-calibration scheme can also be extended to null system offset and gain errors in the input channel.

The output data is accessed through a flexible serial port, which has an asynchronous mode compatible with UARTs and two synchronous modes suitable for interfacing to shift registers or the serial ports of industry-standard microcontrollers.

CMOS construction insures low power dissipation, and a power down mode reduces the idle power consumption to only 10 µW.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- The AD7701 offers 16-bit resolution coupled with outstanding 0.0015% accuracy.
- No missing codes ensures true, usable, 16-bit dynamic range, removing the need for programmable gain and level-setting circuitry.
- The effects of temperature drift are eliminated by on-chip self-calibration, which removes zero and gain error. External circuits can also be included in the calibration loop to remove system offsets and gain errors.
- A flexible synchronous/asynchronous interface allows the AD7701 to interface directly to UARTs or to the serial ports of industry-standard microcontrollers.
- Low operating power consumption and an ultralow power standby mode make the AD7701 ideal for loop-powered remote sensing applications, or battery-powered portable instruments.

# $(T_A = +25^{\circ}C; \ AV_{DD} = DV_{DD} = +5 \ V; \ AV_{SS} = DV_{SS} = -5 \ V; \ V_{REF} = +2.5 \ V; \\ \textbf{SPECIFICATIONS} \begin{array}{l} f_{CLKIN} = 4.096 \ \text{MHz}; \ \text{Bipolar Mode}; \ \text{MODE} = +5 \ V; \ A_{IM} \ \text{Source Resistance} = \\ 750 \ \Omega^1 \ \text{with} \ 1 \ \text{nF to AGND at } A_{IM}, \ \text{unless otherwise stated.}) \end{array}$

Parameter	A, S Versions <sup>2</sup>	B, T Versions <sup>2</sup>	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution	16	16	Bits	
Integral Nonlinearity				
T <sub>min</sub> to T <sub>max</sub>		±0.0007	% FSR typ	
IIII IIIIA	±0.003	±0.0015	% FSR max	
Differential Nonlinearity				
T <sub>min</sub> to T <sub>max</sub>	±0.125	±0.125	LSB typ	Guaranteed No Missing Codes
	±0.5	±0.5	LSB max	_
Positive Full-Scale Error <sup>3</sup>	±0.13	±0.13	LSB typ	
	±0.5	±0.5	LSB max	
Full-Scale Drift <sup>4</sup>	±1.2 (±2.3 S Version)	±1.2 (±2.3 T Version)	LSB typ	
Unipolar Offset Error <sup>3</sup>	±0.25	±0.25	LSB typ	
	±1	±1	LSB max	
Unipolar Offset Drift <sup>4</sup>	±1.6 (+3/-25 S Version)	±1.6 (+3/-25 T Version)	LSB typ	
Bipolar Zero Error <sup>3</sup>	±0.25	±0.25	LSB typ	
	±1	±1	LSB max	
Bipolar Zero Drift <sup>4</sup>	±0.8 (+1.5/-12.5 S Version)	±0.8 (+1.5/-12.5 T Version)	LSB typ	
Bipolar Negative Full-Scale Error <sup>3</sup>	±0.5	±0.5	LSB typ	
•	±2	±2	LSB max	
Bipolar Negative Full-Scale Drift <sup>4</sup>	±0.6 (±1.2 S Version)	±0.6 (±1.2 T Version)	LSB typ	
Noise (Referred to Output)	0.1	0.1	LSB rms typ	
DYNAMIC PERFORMANCE				
	5 1254	£ /354	17_	
Sampling Frequency, f <sub>S</sub>	f <sub>CLKIN</sub> /256	f <sub>CLKIN</sub> /256	Hz	
Output Update Rate, f <sub>OUT</sub>	f <sub>CLKIN</sub> /1024	f <sub>CLKIN</sub> /1024	Hz	
Filter Corner Frequency, f <sub>-3 dB</sub>	f <sub>CLKIN</sub> /409,600	f <sub>CLKIN</sub> /409,600	Hz	F F # 6 1 7 6
Settling Time to ±0.0007% FS	507904/f <sub>CLKIN</sub>	507904/f <sub>CLKIN</sub>	sec	For Full-Scale Input Step
SYSTEM CALIBRATION				Applies to Unipolar and
Positive Full-Scale Overrange	V <sub>REF</sub> +0.1	V <sub>REF</sub> +0.1	V max	Bipolar Ranges. After Cali-
Positive Full-Scale Overrange	V <sub>REF</sub> +0.1	V <sub>REF</sub> +0.1	V max	bration, If AIN > VREE, the
Negative Full-Scale Overrange	$-(V_{REF} + 0.1)$	$-(V_{REF} + 0.1)$	V max	Device Will Output All 1s
Maximum Offset Calibration Range <sup>5, 6</sup>			Į	If A <sub>IN</sub> < 0 (Unipolar) or
Unipolar Input Range	$-(V_{REF} + 0.1)$	$-(V_{REF} + 0.1)$	V max	-V <sub>REF</sub> (Bipolar), the Device
Bipolar Input Range	$-0.4 V_{REF}$ to $+0.4 V_{REF}$	$-0.4 \text{ V}_{\text{REF}}$ to $+0.4 \text{ V}_{\text{REF}}$	V max	Will Output All 0s.
Input Span <sup>7</sup>	0.8 V <sub>REF</sub>	0.8 V <sub>REF</sub>	V min	
	2 V <sub>REF</sub> +0.2	2 V <sub>REF</sub> +0.2	V max	
ANALOG INPUT			· ·	
Unipolar Input Range	0 to +2.5	0 to +2.5	Volts	
Bipolar Input Range	±2.5	±2.5	Volts	
Input Capacitance	10	10	pF typ	
Input Bias Current <sup>1</sup>	i	i	nA typ	
LOGIC INPUTS				
All Inputs Except CLKIN			l	
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	V max	
V <sub>INH</sub> , Input High Voltage	2.0	2.0	V min	
CLKIN			l	
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	V max	
V <sub>INH</sub> , Input High Voltage	3.5	3.5	V min	
I <sub>IN</sub> , Input Current	10	10	μA max	
LOGIC OUTPUTS				
VOL, Output Low Voltage	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$
VOH, Output High Voltage	DV <sub>DD</sub> -1	DV <sub>DD</sub> -1	V min	I <sub>SOURCE</sub> = 100 μA
Floating State Leakage Current	±10	±10	μA max	-SOURCE Pro-

Parameter	A, S Versions <sup>2</sup>	B, T Versions <sup>2</sup>	Units	Test Conditions/Comments
POWER REQUIREMENTS8				
Power Supply Voltages				
Analog Positive Supply (AVDD)	4.5/5.5	4.5/5.5	Vmin/Vmax	
Digital Positive Supply (DV <sub>DD</sub> )	4.5/AV <sub>DD</sub>	4.5/AV <sub>DD</sub>	Vmin/Vmax	
Analog Negative Supply (AV <sub>SS</sub> )	-4.5/-5.5	-4.5/-5.5	Vmin/Vmax	
Digital Negative Supply (DV <sub>SS</sub> )	-4.5/-5.5	-4.5/-5.5	Vmin/Vmax	
Calibration Memory Retention				
Power Supply Voltage	2.0	2.0	V min	
DC Power Supply Currents <sup>8</sup>			İ	
Analog Positive Supply (AI <sub>DD</sub> )	2.7	2.7	mA max	Typically 2 mA
Digital Positive Supply (DIDD)	] 2	2	mA max	Typically 1 mA
Analog Negative Supply (AIss)	2.7	2.7	mA max	Typically 2 mA
Digital Negative Supply (DI <sub>SS</sub> )	0.1	0.1	mA max	Typically 0.03 mA
Power Supply Rejection <sup>9</sup>				
Positive Supplies	70	70	dB typ	
Negative Supplies	75	75	dB typ	1
Power Dissipation			1	1
Normal Operation	40	40	mW max	$\overline{\text{SLEEP}} = \text{Logic 1},$
				Typically 25 mW
Standby Operation <sup>10</sup>	20 (40 S Version)	20 (40 T Version)	μW max	$\overline{\text{SLEEP}} = \text{Logic } 0,$
				Typically 10 µW

#### NOTES

<sup>1</sup>The A<sub>IN</sub> pin presents a very high impedance dynamic load which varies with clock frequency.

Specifications subject to change without notice.

### ARSOLUTE MAXIMUM RATINGS<sup>1</sup>

Industrial Cerdip (A, B Versions)40°C to +85°C
Extended Cerdip (S, T Versions)55°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 450 mW
Derates above +75°C by

### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 
<sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows: A, B Versions; -40°C to +85°C; S, T Versions; -55°C to +125°C.

<sup>&</sup>lt;sup>3</sup>Apply after calibration at the temperature of interest. Full-scale error applies for both unipolar and bipolar input ranges.

<sup>\*</sup>Total drift over the specified temperature range since calibration at power-up at +25°C. This is guaranteed by design and/or characterization. Recalibration at any temperature will remove these errors.

In unipolar mode the offset can have a negative value  $(-V_{REF})$  such that the unipolar mode can mimic bipolar mode operation.

The specifications for input overrange and for input span apply additional constraints on the offset calibration range.

For unipolar mode, input span is the difference between full-scale and zero scale. Fir bipolar mode, input span is the difference between positive and negative full-scale points. When using less than the maximum input span, the span range may be placed anywhere within the range of  $\pm (V_{REF} + 0.1)$ .

<sup>&</sup>lt;sup>8</sup>All digital outputs unloaded. All digital inputs at 5 V CMOS levels.


<sup>9</sup>Applies in 0.1 Hz to 10 Hz bandwidth. PSRR at 60 Hz will exceed 120 dB due to the digital filter.

<sup>&</sup>lt;sup>10</sup>CLKIN is stopped. All digital inputs are grounded.

### PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description			
1	MODE	Selects the Serial Interface Mode. If MODE is tied to -5 V, the AD7701 will operate in the asynchronous communications (AC) mode. The SCLK pin is configured as an input, and data is transmitted in two bytes, each with one start bit and two stop bits. If MODE is tied to DGND, the synchronous external clocking (SEC) mode is selected. SCLK is configured as an input, and the output appears without formatting, the MSB coming first. If MODE is tied to +5 V, the AD7701 operates in the synchronous self-clocking (SSC) mode. SCLK is configured as an output, with a clock frequency of f <sub>CLKIN</sub> /4 and 25% duty-cycle.			
2	CLKOUT	Clock Output to generate an Internal Master Clock by connecting a crystal between CLKOUT and CLKIN. an external clock is used, CLKOUT is not connected.			
3	CLKIN	Clock Input for External Clock.			
4, 17	SC1, SC2	System Calibration Pins. The state of these pins, when CAL is taken high, determines the type of calibration performed.			
5	DGND	Digital Ground. Ground reference for all digital signals.			
6	DV <sub>SS</sub>	Digital Negative Supply, -5 V nominal.			
7	AV <sub>ss</sub>	Analog Negative Supply, -5 V nominal.			
8	AGND	Analog Ground. Ground reference for all analog signals.			
9	A <sub>IN</sub>	Analog Input.			
10	V <sub>REF</sub>	Voltage Reference Input, +2.5 V nominal. This determines the value of positive full-scale in the unipolar mode and of both positive and negative full-scale in the bipolar mode.			
11	SLEEP	Sleep mode pin. When this pin is taken low, the AD7701 goes into a low-power mode with typically 10 μW power consumption.			
12	BP/UP	Bipolar/Unipolar Mode Pin. When this pin is low, the AD7701 is configured for a unipolar input range going from AGND to $V_{REF}$ . When Pin 12 is high, the AD7701 is configured for a bipolar input range, $\pm V_{REF}$ .			
13	CAL	Calibration Mode Pin. When CAL is taken high for more than 4 cycles, the AD7701 is reset and performs a calibration cycle when CAL is brought low again. The CAL pin can also be used as a strobe to synchronize the operation of several AD7701s.			
14	AVDD	Analog Positive Supply, +5 V nominal.			
15	$DV_{DD}$	Digital Positive Supply, +5 V nominal.			
16	CS	Chip Select Input. When $\overline{CS}$ is brought low, the AD7701 will begin to transmit serial data in a format determined by the state of the MODE pin.			
18	DRDY	Data Ready output. DRDY is low when valid data is available in the output register. It goes high after transmission of a word is completed. It also goes high for four clock cycles when a new data word is being loaded into the output register, to indicate that valid data is not available, irrespective of whether data transmission is complete or not.			
19	SCLK	Serial Clock Input/Output. The SCLK pin in configured as an input or output, dependent on the type of serial data transmission that has been selected by the MODE pin. When configured as an output in the synchronous self-clocking mode, it has a frequency of f <sub>CLKIN</sub> /4 and a duty cycle of 25%.			
20	SDATA	Serial Data Output. The AD7701's output data is available at this pin as a 16-bit serial word. The transmission format is determined by the state of the MODE pin.			

### PIN CONFIGURATION



### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Linearity Error (%FSR)	Package Options <sup>2</sup>
AD7701AN	-40°C to +85°C	0.003	N-20
AD7701BN	-40°C to +85°C	0.0015	N-20
AD7701AR	-40°C to +85°C	0.003	R-20
AD7701BR	-40°C to +85°C	0.0015	R-20
AD7701AQ	-40°C to +85°C	0.003	Q-20
AD7701BQ	-40°C to +85°C	0.0015	Q-20
AD7701SQ <sup>3</sup>	-55°C to +125°C	0.003	Q-20
AD7701TQ <sup>3</sup>	−55°C to +125°C	0.0015	Q-20

NOTES 'To order MIL-STD-883B, Class B processed parts, add /883B to part num-

ber. Contact your local sales office for military data sheet.

2N = Plastic DIP; Q = Cerdip; R = SOIC. For outline information see Package Information section.

<sup>&</sup>lt;sup>3</sup>Available to /883B processing only.

### AD7701

## TIMING CHARACTERISTICS 1, 2 $(AV_{DD} = DV_{DD} = +5 \text{ V} \pm 10\%; \text{ AV}_{SS} = DV_{SS} = -5 \text{ V} \pm 10\%; \text{ AGND} = DGND = 0 \text{ V};$ $f_{CLKIN} = 4.096 \text{ MHz}; \text{ Input Levels: Logic } 0 = 0 \text{ V}, \text{ Logic } 1 = DV_{DD})$

Parameter	Limit at T <sub>min</sub> , T <sub>max</sub> (A, B Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (S, T Versions)	Units	Conditions/Comments
f <sub>CLKIN</sub> 3, 4	40	40	kHz min	Master Clock Frequency: Internal Gate Oscillator
CLIMI	5	5	MHz max	Typically 4.096 MHz
	40	40	kHz min	Master Clock Frequency: Externally Supplied
	5	5	MHz max	
t <sub>r</sub> :	50	50	ns max	Digital Output Rise Time. Typically 20 ns
t <sub>e</sub> s	50	50	ns max	Digital Output Fall Time. Typically 20 ns
ti	0	0	ns min	SC1, SC2 to CAL High Setup Time
	50	50	ns min	SC1, SC2 Hold Time After CAL Goes High
t <sub>2</sub> t <sub>3</sub> <sup>6</sup>	1000	1000	ns min	SLEEP High to CLKIN High Setup Time
SSC Mode				
t <sub>4</sub> <sup>7</sup>	3/f <sub>CLKIN</sub>	3/f <sub>CLKIN</sub>	ns min	Data Access Time (CS Low to Data Valid)
t <sub>5</sub>	100	100	ns max	SCLK Falling Edge to Data Valid Delay (25 ns typ)
t <sub>6</sub>	250	250	ns min	MSB Data Setup Time. Typically 380 ns
t <sub>7</sub>	300	300	ns max	SCLK High Pulse Width. Typically 240 ns
	790	790	ns max	SCLK Low Pulse Width. Typically 730 ns
t <sub>8</sub> t <sub>9</sub> <sup>8</sup>	1/f <sub>CLKIN</sub> +200	1/f <sub>CLKIN</sub> +200	ns max	SCLK Rising Edge to Hi-Z Delay (1/f <sub>CLKIN</sub> +100 ns typ)
t <sub>10</sub> 8, 9	$(4/f_{CLKIN}) + 200$	$(4/f_{CLKIN}) + 200$	ns max	CS High to Hi-Z Delay
SEC Mode				
$f_{SCLK}$	5	5	MHz	Serial Clock Input Frequency
t <sub>11</sub>	50	50	ns min	SCLK Input High Pulse Width
,	180	180	ns min	SCLK Low Pulse Width
t <sub>12</sub> t <sub>13</sub> 7, 10 t <sub>14</sub> 11 t <sub>15</sub> 8	160	160	ns max	Data Access Time (CS Low to Data Valid). Typically 80 ns
t <sub>13</sub> 11	150	150	ns min	SCLK Falling Edge to Data Valid Delay. Typically 75 ns
t <sub>15</sub> 8	250	250	ns min	CS High to Hi-Z Delay
t <sub>16</sub> 8	200	200	ns min	SCLK Falling Edge to Hi-Z Delay. Typically 100 ns
AC Mode				
t <sub>17</sub>	40	40	ns max	CS Setup Time. Typically 20 ns
t <sub>18</sub>	180	180	ns max	Data Delay Time. Typically 90 ns
t <sub>19</sub>	200	200	ns max	SCLK Falling Edge to Hi-Z Delay. Typically 100 ns

### NOTES

Sample tested at +25°C to ensure compliance. All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. <sup>2</sup>See Figures 1 to 5.

<sup>&</sup>lt;sup>3</sup>CLKIN Duty Cycle range is 20% to 80%. CLKIN must be supplied whenever the AD7701 is not in SLEEP mode. If no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated.

The AD7701 is production tested with f<sub>CLKIN</sub> at 4.096 MHz. It is guaranteed by characterization to operate at 200 kHz.

Specified using 10% and 90% points on waveform of interest.

<sup>&</sup>lt;sup>6</sup>In order to synchronize several AD7701s together using the SLEEP pin, this specification is met.

<sup>7</sup>t<sub>4</sub> and t<sub>13</sub> are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

<sup>&</sup>lt;sup>8</sup>t<sub>8</sub>, t<sub>10</sub>, t<sub>15</sub> and t<sub>16</sub> are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the Timing Characteristics is the true bus relinquish time of the part and as such as independent of external bus loading capacitance.

<sup>&</sup>quot;If CS is returned high before all 16 bits are output, the SDATA and SCLK outputs will complete the current data bit and then go to high impedance.

<sup>&</sup>lt;sup>10</sup>If CS is activated asynchronously to DRDY, CS will not be recognized if it occurs when DRDY is high for four clock cycles. The propagation delay time may be as great as 4 CLKIN cycles plus 160 ns. To guarantee proper clocking of SDATA when using asynchronous CS, the SCLK input should not be taken high sooner then 4 CLKIN cycles plus 160 ns after CS goes low.

<sup>11</sup>SDATA is clocked out on the falling edge of the SCLK input.







Figure 1. Load Circuit for Access Time and Bus Relinquish Time



2a. Calibration Control Timing



2b. SLEEP Mode Timing






Figure 3. SSC Mode Data Hold Time Figure 4a. SEC Mode Data Hold Time

Figure 4b. SEC Mode Timing Diagram

### crw 100000000001\daggedvar.




Figure 5. SSC Mode Timing Diagram




Figure 6. AC Mode Timing Diagram

### **TERMINOLOGY**

### LINEARITY ERROR

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are Zero-Scale (not to be confused with Bipolar Zero), a point 0.5 LSB below the first code transition (000 . . . 000 to 000 . . . 001) and Full-Scale, a point 1.5 LSB above the last code transition (111 . . . 110 to 111 . . . 111). The error is expressed as a percentage of full scale.

### DIFFERENTIAL LINEARITY ERROR

This is the difference between any code's actual width and the ideal (1 LSB) width. Differential Linearity Error is expressed in LSBs. A differential linearity specification of  $\pm 1$  LSB or less guarantees monotonicity.

### POSITIVE FULL-SCALE ERROR

Positive Full-Scale Error is the deviation of the last code transition (111 . . . 110 to 111 . . . 111) from the ideal ( $V_{REF} = 3/2$  LSBs). It applies to both positive and negative analog input ranges and it is expressed in microvolts.

### UNIPOLAR OFFSET ERROR

Unipolar Offset Error is the deviation of the first code transition from the ideal (AGND + 0.5 LSB) when operating in the unipolar mode. It is expressed in microvolts.

### **BIPOLAR ZERO ERROR**

This is the deviation of the mid-scale transition (0111 . . . 111 to 1000 . . . . 000) from the ideal (AGND - 0.5 LSB) when operating in the bipolar mode. It is expressed in microvolts.

### **BIPOLAR NEGATIVE FULL-SCALE ERROR**

This is the deviation of the first code transition from the ideal ( $-V_{\rm REF}$  + 0.5 LSB), when operating in the bipolar mode. It is expressed in microvolts.

### POSITIVE FULL-SCALE OVERRANGE

Positive Full-Scale Overrange is the amount of overhead available to handle input voltages greater than  $+V_{\rm REF}$  (for example, noise peaks or excess voltages due to system gain errors in system calibration routines) without introducing errors due to overloading the analog modulator or overflowing the digital filter. It is expressed in millivolts.

### **NEGATIVE FULL-SCALE OVERRANGE**

This is the amount of overhead available to handle voltages below  $-V_{\rm REF}$  without overloading the analog modulator or overflowing the digital filter. Note that the analog input will accept negative voltage peaks even in the unipolar mode. The overhead is expressed in millivolts.