

Semiconductor Products Sector

Order Number: MPC7410PCPNS/D

Rev. 0, 10/2000

XPC7410RX600PC

Motorola Part Numbers Affected: XPC7410RX400PC XPC7410RX450PC XPC7410RX500PC XPC7410RX550PC



# MPC7410 Part Number Specification for the RXxxxPC Series

This document describes part number specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC7410 Hardware Specifications* (order #: MPC7410EC/D).

Specifications provided in this Part Number Specification supersede those in the *MPC7410 Hardware Specifications* Rev 0.3 (dated 3/2001) for these part numbers only; specifications not addressed herein are unchanged. This document is frequently updated. Therefore, contact your Motorola sales office for the latest version.

Part numbers addressed in this document are listed in Table 1. For more detailed ordering information see Table 1.



Table 1. Part Numbers Addressed by this Data Sheet

Motorola Part	Opera	ting Condition	ıs	Significant Differences from Hardware
Number	CPU Frequency	Vdd	T <sub>J</sub> (°C)	Specification
XPC7410RX400PC	400 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 400Mhz frequency
XPC7410RX450PC	450 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 450Mhz frequency
XPC7410RX500PC	500 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 500Mhz frequency
XPC7410RX550PC	550 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 550Mhz frequency
XPC7410RX600PC	600 MHz	2.0V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 600Mhz frequency

Note: The X prefix in a Motorola PowerPC part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

Note: Grayed-out 600Mhz data are extrapolated values.

#### **Errata**

This section summarizes design defects or errors (errata) that are known to exist for these parts. There may be additional errata that are not known or are not yet documented here which may cause the part to deviate from the functional description provided in the MPC7410 RISC Microprocessor User's Manual (order # MPC7410UM/AD Rev 0). The MPC7410 RISC Microprocessor User's Manual will be available in 4Q00. Contact your local Motorola sales office for later and/or more detailed description of the errata.

The known errata as of the date of this document are summarized below

Table 2. Errata

#	Problem	Description	Impact	Work-Around
1	Cache inhibited instruction fetches that hit in L2 Direct Mapped SRAM space may cause processor hang	Cache inhibited instruction fetches that hit in L2 Direct Mapped SRAM space when the instruction buffers are full may cause processor to not make forward progress	Systems using L2 Direct Mapped SRAM and mapping part of this space as Cache Inhibited	Set L2RDIS (bit 13) of MSSCR1, or     Do not map instructions in the L2     Direct Mapped memory space as cache inhibited.
2	Incorrect condition code on mismatched LWARX/STWCX pair	A STWCX instruction may be performed without setting the condition code if the store hits in the L2 and the LWARX instruction that set the reservation is to another coherency granule.	Any code which uses mismatched LWARX/STWCX address pairs	Avoid mismatched LWARX/STWCX address pairs, or     Turn off the L2
3	TLBSYNC may hang in the presence of a DST	The MPC7400 may not make forward progress if a DST has caused an MMU tablewalk, that MMU tablewalk was marked by a TLBIE instruction, and a TLBSYNC instruction is pipelined the cycle after the MMU tablewal accesses the dL1 cache.	Any system which has an active DST engine while executing a TLBSYNC instruction in a privileged context	Insert a DSSALL instruction before a TLBSYNC instruction
4	Queueing six transactions to secondary bus may hang the system	Queueing six transactions from a single MAX processor could use all Data Transaction Queue resources and hang the system if forward progress cannot be made by allowing MAX to complete at least one outstanding transaction.	Any system which allows 6 outstanding transactions from a single processor and which has a secondary bus with characteristics as detailed in full description.	Limit the number of outstanding transactions from a secondary bus to 5 in system logic, or     Mark the memory space on the secondary bus as guarded and avoid DST(ST)(T) and LMW instructions.
5	Consecutive interrupts may be non-recoverable	Consecutive Performance Monitor, Decrementer, or Thermal Management Interrupts may become non-recoverable.	Any system which enables a combination of Performance Monitor, Decrementer, or Thermal Management Interrupts at the same time.	Avoid enabling any combination of Performance Monitor, Decrementer, or Thermal Management Interrupts at the same time.
6	Disabling L2 cache may hang processor	The MPC7410 may hang if the L2 cache is disabled during an outstanding instruction fetch.	Any system which executes code to disable the L2 cache.	Mark the code that disables the L2 cache as Cache Inhibited, or     Preload the code that disables the L2 cache into the instruction cache before execution.

#### **General**

There are no changes to the features of the MPC7410 described in the MPC7410 Hardware Specifications (MPC7410EC/D).

## 1.1 DC Electrical Characteristics

Table 3 provides the recommended operating conditions for the MPC7410 part numbers described herein.

**Table 3. Recommended Operating Conditions** 

eristic	Symbol	Recommended Value	Unit
	Vdd	2.0V±50mV	V
	AVdd	2.0V±50mV	V
	L2AVdd	2.0V±50mV	V
BVSEL = HRESET	OVdd	2.5V±125mV	V
BVSEL = GND	OVdd	1.8V±90mV	V
L2VSEL = HRESET	L2OVdd	2.5V±125mV	V
L2VSEL = GND	L2OVdd	1.8V±90mV	V
Processor bus	V <sub>in</sub>	GND to OVdd	V
L2 Bus	V <sub>in</sub>	GND to L2OVdd	V
JTAG Signals	V <sub>in</sub>	GND to OVdd	V
	T <sub>j</sub>	0-65	°C
	BVSEL = GND  L2VSEL = HRESET  L2VSEL = GND  Processor bus  L2 Bus  JTAG Signals	AVdd  L2AVdd  BVSEL = HRESET OVdd  BVSEL = GND OVdd  L2VSEL = HRESET L2OVdd  L2VSEL = GND L2OVdd  Processor bus V <sub>in</sub> L2 Bus V <sub>in</sub> JTAG Signals V <sub>in</sub> T <sub>j</sub>	Vdd         2.0V±50mV           AVdd         2.0V±50mV           L2AVdd         2.0V±50mV           BVSEL = HRESET         OVdd         2.5V±125mV           BVSEL = GND         OVdd         1.8V±90mV           L2VSEL = HRESET         L2OVdd         2.5V±125mV           L2VSEL = GND         L2OVdd         1.8V±90mV           Processor bus         Vin         GND to OVdd           L2 Bus         Vin         GND to L2OVdd           JTAG Signals         Vin         GND to OVdd

Note: These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 7 provides the power consumption for the MPC7410 part at the frequencies described herein.

**Table 4. Power Consumption for MPC7410** 

	Processor (CPU) (CPU) Frequency Frequency		Processor (CPU) Frequency	Unit	Notes
	400Mhz	500Mhz	600Mhz		
Full-On Mode	1	I			
Typical	6	7	8	W	1, 3,
Maximum	12	14	16	W	1, 2, 4
Doze Mode					
Maximum	4	5	6	W	1, 2
Nap Mode	•				
Maximum	2.0	2.25	2.5	W	1, 2
Sleep Mode		1	1		1
Maximum	2.0	2.25	2.5	W	1, 2

Table 4. Power Consumption for MPC7410 (Continued)

	Processor (CPU) Frequency 400Mhz	CPU) (CPU) (CPU quency Frequency Freque		Unit	Notes
Sleep Mode—PLL and DL	L Disabled				
Typical	0.5	0.5	0.5	W	1, 3
Maximum	2.0	2.0	2.0	W	1, 2

#### Notes:

- 1. These values apply for all valid processor bus and L2 bus ratios. The values do not include I/O Supply Power (OVdd and L2OVdd) or PLL/DLL supply power (AVdd and L2AVdd). OVdd and L2OVdd power is system dependent, but is typically <10% of Vdd power. Worst case power consumption for AVdd = 15 mw and L2AVdd = 15 mW.</p>
- Maximum power is measured at Vdd = 2.2V while running an entirely cache-resident, contrived sequence of instructions which keep the execution units, including AltiVec, maximally busy.
- 3. Typical power is an average value measured at Vdd = AVdd = L2AVdd = 2.15V, OVdd = L2OVdd = 2.5V in a system while running a codec application that is AltiVec intensive.
- These values include the use of Altivec. Without Altivec operation, estimate a 25% decrease.

#### 1.4.2.1 Clock AC Specifications

Table 8 provides the additional clock AC timing specifications described in this Part Number Specification. Refer to the MPC7410 Hardware Specification for the remaining frequencies.

**Table 5. Clock AC Timing Specifications** 

At recommended operating conditions (See Table 3.)

Characteristic	Symbol	400 MHz		450	450 MHz		500 MHz		550 MHz		600 MHz		Notes
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Processor frequency	f <sub>core</sub>	300	400	300	450	300	500	300	550	300	600	MHz	
VCO frequency	f <sub>VCO</sub>	600	800	600	900	600	1000	600	1100	600	1200	MHz	
SYSCLK frequency	f <sub>SYSCLK</sub>	33	100	33	100	33	100	33	100	33	100	MHz	1
SYSCLK cycle time	t <sub>SYSCLK</sub>	7.5	30	7.5	30	7.5	30	7.5	30	7.5	30	ns	
SYSCLK rise and	t <sub>KR</sub> & t <sub>KF</sub>	_	1.0	_	1.0	_	1.0	_	1.0	_	1.0	ns	2
fall time		_	0.5	_	0.5	_	0.5	_	0.5	_	0.5	ns	3
SYSCLK duty cycle measured at OVdd/2	t <sub>KHKL</sub> /t <sub>SYS</sub> CLK	40	60	40	60	40	60	40	60	40	60	%	4
SYSCLK jitter		_	±150	_	±150	_	±150	_	±150	_	±150	ps	5
Internal PLL relock time		_	100	_	100	_	100	_	100	_	100	μs	6
Notes:See General h	nardware sp	ecificati	on.	1	1			1	1				1

## 1.4.2.2 Processor Bus AC Specifications

Table 9 provides the processor bus AC timing specifications for the MPC7410 part described in this Part Number Specification.

Table 1. Processor Bus AC Timing Specifications<sup>1</sup>

 $At\ Vdd = AVdd = 2.0V \pm 50mV;\ 0 \le Tj \le 65^{\circ}C,\ OVdd = 2.5V \pm 0.125V\ and\ OVdd = 1.8V \pm 0.090V,\ 60X\ bus\ at\ 100MHz$ 

Parameter	Symbol		50, 500, 00 Mhz	Unit	Notes
		Min	Max		
Mode select input setup to HRESET	t <sub>MVRH</sub>	8	_	t sysclk	2,3,4,5
HRESET to mode select input hold	t <sub>MXRH</sub>	0	_	ns	2,3,5
Setup Times:  Address/Transfer Attribute  Transfer Start (TS)  Data/Data Parity  ARTRY/SHD0/SHD1  All Other Inputs	<sup>t</sup> AVKH <sup>t</sup> TSVKH <sup>t</sup> DVKH <sup>t</sup> ARVKH <sup>t</sup> IVKH	1.4 1.4 1.4 1.4 1.4	_ _ _ _	ns	10 6  7  8
Input Hold Times:  Address/Transfer Attribute  Transfer Start (TS)  Data/Data Parity  ARTRY/SHD0/SHD1  All Other Inputs	t <sub>AXKH</sub> t <sub>TSXKH</sub> t <sub>DXKH</sub> t <sub>ARXKH</sub> t <sub>IXKH</sub>	0 0 0 0	_ _ _ _	ns	11 6 - 7 - 8
Valid Times:  Address/Transfer Attribute TS, ABB, DBB Data Data Parity ARTRY/SHD0/SHD1 All Other Outputs	tkhav tkhtsv tkhdv tkhdpv tkharv tkhov	_ _ _ _	3.0 3.0 3.5 3.5 2.3 3.0	ns	12 6  7 7  9
Output Hold Times:  Address/Transfer Attribute TS, ABB, DBB Data/Data Parity ARTRY/SHD0/SHD1 All Other Outputs	t <sub>KHAX</sub> t <sub>KHTSX</sub> t <sub>KHDX</sub> t <sub>KHARX</sub> t <sub>KHOX</sub>	0.75 0.75 0.6 0.75 0.75	_ _ _ _	ns	13 6 - 7 - 9
SYSCLK to Output Enable  SYSCLK to Output High Impedance (all except TS, ABB/AMON(0), ARTRY/SHD, DBB/DMON(0)	t <sub>KHOE</sub>	0.5	3.5	ns ns	14 15

Table 1. Processor Bus AC Timing Specifications<sup>1</sup> (Continued)

 $At \ Vdd = AVdd = 2.0 \\ V \pm 50 \\ mV; \ 0 \le Tj \le 65 \\ ^{\circ}C, \ OVdd = 2.5 \\ V \pm 0.125 \\ V \ and \ OVdd = 1.8 \\ V \pm 0.090 \\ V, \ 60 \\ X \ bus \ at \ 100 \\ MHz \$ 

Parameter	Symbol	,	50, 500, 00 Mhz	Unit	Notes
		Min	Max		
SYSCLK to TS, ABB/AMON(0), DBB/DMON(0) High Impedance after precharge	t <sub>KHABPZ</sub>	_	1.0	t sysclk	4,15, 16,17
Maximum Delay to ARTRY/SHD0/SHD1 Precharge	t <sub>KHARP</sub>	_	1	t sysclk	4,17
SYSCLK to ARTRY/SHD0/SHD1 High Impedance After Precharge	t <sub>KHARPZ</sub>	_	2	t sysclk	4,17

Notes:

See General hardware specification.

#### 1.4.2.3 L2 Clock AC Specifications

Table 1 provides the L2CLK Output AC Timing Specifications for the MPC7410 part described in this Part Number Specification

**Table 1. L2CLK Output AC Timing Specifications** 

At recommended operating conditions (See Table 3.)

Parameter	Symbol	400	MHz	450	MHz	500	MHz	550	MHz	600 MHz		600 MHz Unit	
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Oille	Notes
L2CLK frequency	f <sub>L2CLK</sub>	150	200	150	225	150	250	150	275	150	300	MHz	1
L2CLK cycle time	t <sub>L2CLK</sub>	5	6.67	4.4	6.67	4	6.67	3.6	6.67	3.3	6.67	ns	
L2CLK duty cycle	t <sub>CHCL</sub> / t <sub>L2CLK</sub>	5	50	5	50	5	50	5	50	5	50	%	2
Internal DLL-relock time		640	_	640	_	640	_	640	_	640	_	L2CLK	4
DLL capture window			±200		±200		±200		±200		±200	ns	5

Notes:

See General hardware specification.

## 1.4.2.4 L2 Bus AC Specifications

Table 1 provides the L2 Bus Interface AC Timing Specifications for the frequencies described in this Part Number Specification.

**Table 1. L2 Bus Interface AC Timing Specifications** 

Parameter	Symbol	400	MHz	450 MHz		500 MHz		550 MHz		600 MHz		_	N
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
L2SYNC_IN rise and fall time	t <sub>L2CR</sub> & t <sub>L2CF</sub>	_	1.0	_	1.0	_	1.0	_	1.0	_	1.0	ns	1
Setup Times: Data and parity	t <sub>DVL2CH</sub>	1.5	_	1.375	_	1.250	_	1.125	_	1.0	_	ns	2
Input Hold Times: Data and parity	t <sub>DXL2CH</sub>	_	0.0	_	0.0	_	0.0	_	0.0	_	0.0	ns	2
Valid Times: All outputs when L2CR[14-15] = 00	t <sub>L2CHOV</sub>	-	2.5	-	2.375	-	2.25	-	2.05	-	2.0	ns	3,4
All outputs when L2CR[14-15] = 01 All outputs when L2CR[14-15] = 10		-	TBD	-	TBD	-	TBD	-	TBD	-	TBD		
All outputs when L2CR[14-15] = 11			TBD	-	TBD	-	TBD	-	TBD	-	TBD		
Output Hold Times All outputs when L2CR[14-15] = 00	t <sub>L2CHOX</sub>	0.6	-	0.55	-	0.5	-	0.45	-	0.4	-	ns	3
All outputs when L2CR[14-15] = 01		TBD	-	TBD	-	TBD	-	TBD	-	TBD	-		
All outputs when L2CR[14-15] = 10 All outputs when		TBD TBD	-	TBD TBD	-	TBD TBD	-	TBD TBD	-	TBD	-		
L2CR[14-15] = 11 L2SYNC_IN to high	t <sub>L2CHOZ</sub>											ns	
impedance All outputs when L2CR[14-15] = 00		-	2.0	-	2.0	-	2.0	-	2.0	-	2.0		
All outputs when L2CR[14-15] = 01		-	2.5	-	2.5	-	2.5	-	2.5	-	2.5		
All outputs when L2CR[14-15] = 10 All outputs when		- -	3.0	- -	3.0	- -	3.0	- -	3.0	-	3.0		
L2CR[14-15] = 11  Notes: See General Ha	ordwara Sn			-	3.3	-	3.3	-	3.3	-	3.3		

Notes: See General Hardware Specification

# 1.10 Ordering Information


Table 1 provides the ordering information for the MPC7410 part described in this Part Number Specification.

Table 1. Ordering Information for the MPC7410 Microprocessor

Package Type	Device Rev	Process	Mask Code	CPU Frequency (MHz)	Motorola Part Number
360	1.2	HIP 6	82K65D	400MHz	XPC7410RX400PC
CBGA				450MHz	XPC7410RX450PC
				500MHz	XPC7410RX500PC
				550MHz	XPC7410RX550PC
				600MHz	XPC7410RX600PC

## 1.10.1 Part Marking

Parts are marked as the example shown in Figure 1. Figure 1.



Notes:

MMMMMM is the 6-digit mask number ATWLYYWWA is the traceability code

CCCCC is the country of assembly (this space is left blank if parts are assembled in the United States)

Figure 1. Motorola Part Marking for BGA Device





DigitalDNA is a trademark of Motorola, Inc.

The PowerPC name, the PowerPC logotype, and PowerPC 603e are trademarks of International Business Machines Corporation used by Motorola under license from International Business Machines Corporation.

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and content of motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

TECHNICAL INFORMATION CENTER: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors

DOCUMENT COMMENTS: FAX (512) 933-2625, Attn: RISC Applications Engineering

WORLD WIDE WEB ADDRESSES:

http://www.motorola.com/PowerPC http://www.motorola.com/NetComm http://www.motorola.com/ColdFire

MPC7410PCPNS/D

