August 2000

Revised November 2000

FST32211 Quad 12-Bit to Single 48-Bit Bus Switch (Preliminary)

FAIRCHILD

SEMICONDUCTOR

FST32211 Quad 12-Bit to Single 48-Bit Bus Switch (Preliminary)

General Description

The Fairchild Switch FST32211 provides up to 48-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be organized as four 12-bit, two 24-bit, or one 48-bit bus switch. When routed as a 40-bit bus switch, the device can be organized as four 10-bit, two 20-bit or one 40-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, the switch is ON and Port 2A is connected to Port 2B. When \overline{OE}_3 is LOW, the switch is ON and Port 3A is connected to Port 3B. When \overline{OE}_4 is LOW, the switch is ON and Port 4A is connected to Port 4B. When \overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3 , or \overline{OE}_4 are HIGH, a high impedance state exists between the A and B Ports.

Features

- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- Also packaged in plastic Fine Pitch Ball Grid Array (FBGA)

Ordering Code:

Order Number	Package Number	Package Description		
FST32211GX	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide		
BGA nackage available in Tape and Reel only				

Logic Diagram

Connection Diagram				
	123456			
WVUTRPNMLKJHGFEDCBA				

Pin Descriptions

FST32211

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

(40-Bit Routing)

	(40-Bit Koutilig)					
	1	2	3	4	5	6
Α	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂
В	1A ₄	1A ₃	GND	OE ₁	1B ₃	1B ₄
С	1A ₆	1A ₅	GND	GND	1B ₅	1B ₆
D	1A ₈	1A ₇	GND	GND	1B ₇	1B ₈
Е	1A ₁₀	1A ₉	V _{CC}	V _{CC}	1B ₉	1B ₁₀
F	2A ₂	2A ₁	V _{CC}	V _{CC}	2B ₁	2B ₂
G	2A ₄	2A ₃	V _{CC}	GND	2B ₃	2B ₄
Н	2A ₆	2A ₅	GND	GND	2B ₅	2B ₆
J	2A ₈	2A ₇	2A ₉	2B ₉	2B ₇	2B ₈
К	2A ₁₀	3A ₁₀	GND	GND	3B ₁₀	2B ₁₀
L	3A ₉	3A ₈	GND	GND	3B ₈	3B ₉
М	3A ₇	3A ₆	GND	V _{CC}	3B ₆	3B ₇
Ν	3A ₅	3A ₄	V _{CC}	V _{CC}	3B ₄	3B ₅
Ρ	3A ₃	3A ₂	V _{CC}	V _{CC}	3B ₂	3B ₃
R	3A ₁	4A ₁₀	GND	GND	4B ₁₀	3B ₁
Т	4A ₉	4A ₈	GND	GND	4B ₈	4B ₉
U	4A ₇	4A ₆	GND	4B ₁	4B ₆	4B ₇
۷	4A ₅	4A ₄	4A ₁	OE ₄	4B ₄	4B ₅
W	4A ₃	4A ₂	OE ₃	NC	4B ₂	4B ₃

Truth Tables

Inp	uts	Inputs/Outputs		
OE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	н	1A = 1B	Z	
н	L	Z	2A = 2B	
н	Н	Z	Z	
Inp	uts	Inputs/0	Outputs	
Inp OE ₃	uts OE ₄	Inputs/0 3A, 3B	Outputs 4A, 4B	
OE ₃	OE ₄	3A, 3B	4A, 4B	
OE ₃	OE ₄	3A, 3B 3A = 3B	4A, 4B 4A = 4B	

FST32211

Connection Diagram MLKJHGFEDC RPN WVUT

(48-Bit Routing)						
	1	2	3	4	5	6
Α	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂
в	1A ₄	1A ₃	1A ₇	OE ₁	1B ₃	1B ₄
С	1A ₆	1A ₅	GND	1B ₇	1B ₅	1B ₆
D	1A ₁₀	1A ₉	1A ₈	1B ₈	1B ₉	1B ₁₀
Е	1A ₁₂	1A ₁₁	2A ₁	2B ₁	1B ₁₁	1B ₁₂
F	2A ₄	2A ₃	2A ₂	2B ₂	2B ₃	2B ₄
G	2A ₆	2A ₅	V _{CC}	NC	2B ₅	2B ₆
Н	2A ₈	2A ₇	NC	NC	2B ₇	2B ₈
J	2A ₁₀	2A ₉	2A ₁₁	2B ₁₁	2B ₉	2B ₁₀
К	2A ₁₂	3A ₁₂	NC	NC	3B ₁₂	2B ₁₂
L	3A ₁₁	3A ₁₀	NC	NC	3B ₁₀	3B ₁₁
М	3A ₉	3A ₈	GND	V _{CC}	3B ₈	3B ₉
Ν	3A ₇	3A ₆	3A ₂	3B ₂	3B ₆	3B ₇
Р	3A ₅	3A ₄	3A ₁	3B ₁	3B ₄	3B ₅
R	3A ₃	4A ₁₂	4A ₈	4B ₈	4B ₁₂	3B ₃
Т	4A ₁₁	4A ₁₀	4A ₇	4B ₇	4B ₁₀	4B ₁₁
U	4A ₉	4A ₆	GND	4B ₁	4B ₆	4B ₉
v	4A ₅	$4A_4$	4A ₁	OE ₄	4B ₄	4B ₅
W	4A ₃	4A ₂	OE ₃	NC	4B ₂	4B ₃

FBGA Pin Assignments

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

Inp	uts	Inputs/Outputs		
OE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	н	1A = 1B	Z	
н	L	Z	2A = 2B	
Н	Н	Z	Z	

Inp	uts	Inputs/Outputs		
OE ₃	OE ₄	3A, 3B	4A, 4B	
L	L	3A = 3B	4A = 4B	
L	Н	3A = 3B	Z	
н	L	Z	4A = 4B	
н	н	Z	Z	

Absolute Maximum Ratings(Note 1)

FST32211

Supply Voltage (V _{CC})	0.5V to +7.0V
DC Switch Voltage (V _S) (Note 2)	-0.5V to +7.0V
DC Input Control Pin Voltage (VIN)(Note 3)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	-50mA
DC Output (I _{OUT})	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	–65°C to +150 $^\circ C$

Recommended Operating Conditions (Note 4)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$					
		(V)	Min	Typ (Note 5)	Мах	Units	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V		
I _I	Input Leakage Current	5.5			±1.0	μA	0≤ V _{IN} ≤5.5V	
		0			10	μA	$V_{IN} = 5.5V$	
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μA	0 ≤A, B ≤V _{CC}	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64mA$	
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30mA$	
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA	
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$	
I _{CC}	Quiescent Supply Current	5.5			3	μA	$OE_1 = OE_2 = GND$	
							$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V_{CC} or GND	

Note 5: Typical values are at V_{CC} = 5.0V and $T_A{=}\,{+}25^{\circ}C$

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Symbol	Parameter	$T_A = -40 \degree C$ to $+85 \degree C$, $C_L = 50pF$, $RU = RD = 500\Omega$						Figure	
		$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	No.	
		Min	Max	Min	Max				
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 7)		0.25		0.25	ns	V _I = OPEN	Figures 1, 2	
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2	
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2	


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical ON resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	6		pF	$V_{CC}, \overline{OE} = 5.0V$

Note 8: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω

Note: \mathbf{C}_{L} includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W\!=\!500~ns$

FIGURE 1. AC Test Circuit

