

# 8-Mbit (512 K × 16) Static RAM

#### **Features**

■ Thin small outline package (TSOP) I package configurable as 512 K × 16 or 1 M × 8 static RAM (SRAM)

■ High speed: 45 ns

■ Temperature ranges

□ Industrial: -40 °C to +85 °C
□ Automotive-A: -40 °C to +85 °C
□ Automotive-E: -40 °C to +125 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62157DV30

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA (Industrial)

■ Ultra low active power

□ Typical active current: 1.8 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features

■ Automatic power down when deselected

Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power

Available in Pb-free and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA), Pb-free 44-pin TSOP II and 48-pin TSOP I packages


#### **Functional Description**

The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected ( $\overline{\mathsf{CE}}_1$  HIGH or  $\mathsf{CE}_2$  LOW or both  $\overline{\mathsf{BHE}}$  and  $\overline{\mathsf{BLE}}$  are HIGH). The input or output pins (I/O0 through I/O15) are placed in a high impedance state when the device is deselected ( $\overline{\mathsf{CE}}_1$ HIGH or  $\mathsf{CE}_2$  LOW), the outputs are disabled ( $\overline{\mathsf{OE}}$  HIGH), Byte High Enable and Byte Low Enable are disabled ( $\overline{\mathsf{BHE}}$ ,  $\overline{\mathsf{BLE}}$  HIGH), or a write operation is active ( $\overline{\mathsf{CE}}_1$  LOW,  $\mathsf{CE}_2$  HIGH and  $\overline{\mathsf{WE}}$  LOW).

To write to the device, take Chip Enable ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

To read from the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 13 for a complete description of read and write modes.

## **Logic Block Diagram**



# CY62157EV30 MoBL®



#### **Contents**

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	
Switching Waveforms	
Read Cycle No. 1 (Address Transition Controlled)	
Read Cycle No. 2 (OE Controlled)	
Write Cycle No. 1 (WE Controlled)	
Write Cycle No. 2 (CE1 or CE2 Controlled)	

141.11 O. I. N 4	
Write Cycle No. 4	
(BHE/BLE Controlled, OE LOW)	12
Truth Table	13
Ordering Information	
Ordering Code Definitions	14
Package Diagrams	15
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	21
PSoC Solutions	21



#### **Pin Configuration**

Figure 1. 48-ball VFBGA (Top View) [1]




Figure 2. 44-pin TSOP II (Top View) [2]





Figure 3. 48-pin TSOP I (512 K  $\times$  16/1 M  $\times$  8) (Top View)  $^{[1,3]}$ 



#### **Product Portfolio**

						F	Power Di	ssipatio	n			
Product	Range	V <sub>C</sub>	<sub>C</sub> Range	inge (V) Speed (ns) Operating I <sub>CC</sub> , (mA)		<b>A</b> )	Standb	y, I <sub>SB2</sub>				
Product	Kange					f = 1	f = 1 MHz		MHz f = f <sub>max</sub>		(μ <b>A</b> )	
		Min	Typ <sup>[4]</sup>	Max		Тур [4]	Max	Typ <sup>[4]</sup>	Max	Тур [4]	Max	
CY62157EV30LL	Industrial/Auto-A	2.2	3.0	3.6	45	1.8	3	18	25	2	8	
	Auto-E	2.2	3.0	3.6	55	1.8	4	18	35	2	30	

- 1. NC pins are not connected on the die.
- 2. The 44-pin TSOP II package has only one chip enable (CE) pin.
- 3. The BYTE pin in the 48-pin TSOP I package must be tied HIGH to use the device as a 512 K × 16 SRAM. The 48-pin TSOP I package can also be used as a 1 M × 8 SRAM by tying the BYTE signal LOW. In the 1 M x 8 configuration, Pin 45 is A19, while BHE, BLE and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used (NC).
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



#### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature ......-65 °C to + 150 °C

Ambient Temperature with

Power Applied .......55 °C to + 125 °C

Supply Voltage to Ground

Potential ......-0.3 V to 3.9 V (V<sub>CCmax</sub> + 0.3 V)

DC Voltage Applied to Outputs in High Z State  $^{[5,\ 6]}$  ......-0.3 V to 3.9 V (V\_CCmax + 0.3 V)

DC Input Voltage  $^{[5, 6]}$ .......-0.3 V to 3.9 V ( $V_{CC max}$  + 0.3 V)

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

#### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> [7]
CY62157EV30LL	Industrial/ Auto-A	–40 °C to +85 °C	2.2 V to 3.6 V
	Auto-E	–40 °C to +125 °C	

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Co	onditions	45	ns (Ind Auto-		5	Unit		
	•			Min	Typ [8]	Max	Min	<b>Typ</b> [8]	Max	
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA		2.0	-	_	2.0	-	_	V
		I <sub>OH</sub> = -1.0 mA, \	/ <sub>CC</sub> ≥ 2.70 V	2.4	-	_	2.4	_	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		-	-	0.4	-	_	0.4	V
		$I_{OL}$ = 2.1 mA, $V_{O}$	<sub>CC</sub> ≥ 2.70 V	_	_	0.4	_	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2	.7 V	1.8	_	V <sub>CC</sub> + 0.3	1.8	_	V <sub>CC</sub> + 0.3	V
		$V_{CC} = 2.7 \text{ V to } 3$	.6 V	2.2	_	V <sub>CC</sub> + 0.3	2.2	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	$V_{CC}$ = 2.2 V to 2	.7 V	-0.3	_	0.6	-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3	.6 V	-0.3	_	0.8	-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		-1	_	+1	-4	_	+4	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	, Output Disabled	-1	_	+1	-4	_	+4	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	_	18	25	_	18	35	
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.8	3	-	1.8	4	mA
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE power down current — CMOS inputs	$\begin{array}{l} \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - \underline{0.2} \\ \text{or (BHE and BLE} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \\ \text{f} = \text{f}_{\text{max}} (\text{Address} \\ \text{f} = 0 \text{ (OE and W} \end{array}$	_	2	8	_	2	30	μА	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power down current — CMOS inputs	or (BHE and BLE	V or $CE_2 \le 0.2 \text{ V}$ $E \ge V_{CC} - 0.2 \text{ V}$ , V or $V_{IN} \le 0.2 \text{ V}$ , V V	_	2	8	_	2	30	μА

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
  Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
  Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.




## Capacitance

Parameter [10]	Description	Max	Unit	
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### **Thermal Resistance**

Parameter [10]	Description	Test Conditions	48-ball BGA	44-pin TSOP I	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit		74.88	76.88	°C/W
Θ <sub>JC</sub>	Thermal resistance (Junction to Case)	board	8.86	8.6	13.52	°C/W

Figure 4. AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

Note
10. Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Condition	Min	Typ [11]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	_	_	٧
I <sub>CCDR</sub> [12]	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V},$	Industrial/Auto-A	_	2	5	μА
		$\begin{split} &V_{CC} = 1.5 \text{ V}, \overline{\text{CE}}_1 \geq V_{CC} - 0.2 \text{ V}, \\ &CE_2 \leq 0.2 \text{ V}, \\ &(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \geq V_{CC} - 0.2 \text{ V}, \\ &V_{\text{IN}} \geq V_{CC} - 0.2 \text{ V} \text{ or } V_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	Auto-E	-	_	30	
t <sub>CDR</sub> [13]	Chip deselect to data retention time			0	_		ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		CY62157EV30LL-45	45	_	_	ns
			CY62157EV30LL-55	55	_	_	

#### **Data Retention Waveform**

Figure 5. Data Retention Waveform [15]



<sup>11.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

12. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec.

Other inputs can be left floating.

<sup>13.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>14.</sup> Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

15. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



#### **Switching Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	45 ns (Ir Aut	ndustrial/ o-A)	55 ns (	55 ns (Auto-E)		
		Min	Max	Min	Max	Unit	
Read Cycle		·	•			•	
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns	
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns	
t <sub>OHA</sub>	Data hold from address change	10	_	10	_	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	45	_	55	ns	
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[18]</sup>	5	_	5	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[18, 19]</sup>	_	18	_	20	ns	
t <sub>LZCE</sub>	CE₁ LOW and CE₂ HIGH to Low Z <sup>[18]</sup>	10	_	10	_	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[18, 19]</sup>	_	18	_	20	ns	
t <sub>PU</sub>	CE₁ LOW and CE₂ HIGH to power up	0	_	0	_	ns	
t <sub>PD</sub>	$\overline{\overline{\text{CE}}}_1$ HIGH and $\overline{\text{CE}}_2$ LOW to power down	_	45	_	55	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	_	55	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[18, 20]</sup>	5	_	10	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[18, 19]</sup>	_	18	_	20	ns	
Write Cycle <sup>[21]</sup>		'			•	_	
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	40	_	ns	
t <sub>AW</sub>	Address setup to write end	35	_	40	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns	
t <sub>PWE</sub>	WE pulse width	35	_	40	_	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	40	_	ns	
t <sub>SD</sub>	Data setup to write end	25	_	25	_	ns	
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[18, 19]</sup>	_	18	_	20	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[18]</sup>	10	_	10	_	ns	

Notes

16. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 4 on page 5.

17. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

18. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any device.

19. t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.


20. If both byte enables are toggled together, this value is 10 ns.

21. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.




## **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled) [22, 23]



## Read Cycle No. 2 (OE Controlled) [23, 24]




24. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.

<sup>22.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . 23.  $\overline{WE}$  is HIGH for read cycle.



Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) [25, 26, 27]




<sup>25.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

<sup>26.</sup> Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 27. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

<sup>28.</sup> During this period, the I/Os are in output state. Do not apply input signals.



Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [29, 30, 31]



<sup>29.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.


<sup>30.</sup> Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

31. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

32. During this period, the I/Os are in output state. Do not apply input signals.




Write Cycle No. 3 (WE Controlled, OE LOW) [33]



Notes
33. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.
34. During this period, the I/Os are in output state. Do not apply input signals.



## Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [35]



Notes 35. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state. 36. During this period, the I/Os are in output state. Do not apply input signals.



#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	ŌĒ	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[37]</sup>	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[37]</sup>	L	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[37]</sup>	X <sup>[37]</sup>	Х	Х	Н	Н	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

#### Note

37. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157EV30LL-45BVI	51-85150	48-ball very fine-pitch ball grid array	Industrial
	CY62157EV30LL-45BVXI	51-85150	48-ball very fine-pitch ball grid array (Pb-free)	
	CY62157EV30LL-45ZSXI	51-85087	44-pin thin small outline package type II (Pb-free)	
	CY62157EV30LL-45ZXI	51-85183	48-pin thin small outline package type I (Pb-free)	
	CY62157EV30LL-45BVXA	51-85150	48-ball very fine-pitch ball grid array (Pb-free)	Automotive-A
	CY62157EV30LL-45ZSXA	51-85087	44-pin thin small outline package type II (Pb-free)	
	CY62157EV30LL-45ZXA	51-85183	48-pin thin small outline package type I (Pb-free)	
55	CY62157EV30LL-55ZSXE	51-85087	44-pin thin small outline package type II (Pb-free)	Automotive-E
	CY62157EV30LL-55ZXE	51-85183	48-pin thin small outline package type I (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**






## **Package Diagrams**

Figure 6. 48-pin VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150






51-85150 \*F



## Package Diagrams (continued)


Figure 7. 44-pin TSOP Z44-II, 51-85087





## Package Diagrams (continued)

Figure 8. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A, 51-85183



51-85183 \*B



## **Acronyms**

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
ŌĒ	output enable
RAM	random access memory
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine-pitch ball grid array
WE	write enable

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celcius
MHz	Mega Hertz
μΑ	micro Amperes
μs	micro seconds
mA	milli Amperes
mm	milli meter
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farad
V	Volts
W	Watts



# **Document History Page**

Docume Docume	ent Title: CY ent Number:	62157EV30 38-05445	MoBL <sup>®</sup> , 8-Mbi	it (512 K × 16) Static RAM
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	202940	AJU	See ECN	New Data Sheet
*A	291272	SYT	See ECN	Converted from Advance Information to Preliminary Removed 48-TSOP I Package and the associated footnote. Added footnote stating 44 TSOP II Package has only one $\overline{\text{CE}}$ on Page # 2 Changed $V_{CC}$ stabilization time in footnote #7 from 100 $\mu s$ to 200 $\mu s$ Changed $I_{CCDR}$ from 4 to 4.5 $\mu A$ Changed $I_{CCDR}$ from 6 to 10 ns for both 35 and 45 ns Speed Bins Changed $I_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed $I_{HZOE}$ , $I_{HZBE}$ and $I_{HZWE}$ from 12 and 15 ns to 15 and 18 ns for 35 and 45 ns Speed Bins respectively Changed $I_{HZCE}$ from 12 and 15 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed $I_{SCE}$ , $I_{AW}$ and $I_{BW}$ from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns Speed Bins respectively Changed $I_{SD}$ from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed $I_{SD}$ from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Added Lead-Free Package Information
*B	444306	NXR	See ECN	Converted from Preliminary to Final. Changed ball E3 from DNU to NC Removed redundant footnote on DNU. Removed 35 ns speed bin Removed "L" bin Added 48 pin TSOP I package Added Automotive product information. Changed the $I_{CC}$ Typ value from 16 mA to 18 mA and $I_{CC}$ Max value from 28 mA to 25 mA for test condition f = fax = $1/t_{RC}$ . Changed the $I_{CC}$ Max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the $I_{SB1}$ and $I_{SB2}$ Max value from 4.5 $\mu$ A to 8 $\mu$ A and Typ value from 0.9 $\mu$ A to 2 $\mu$ A respectively. Modified ISB1 test condition to include $\overline{BHE}$ , $\overline{BLE}$ Updated Thermal Resistance table. Changed Test Load Capacitance from 50 pF to 30 pF. Added Typ value for $I_{CCDR}$ Changed the $I_{CCDR}$ Max value from 4.5 $\mu$ A to 5 $\mu$ A Corrected $I_{R}$ in Data Retention Characteristics from 100 $\mu$ s to $I_{RC}$ ns. Changed $I_{LZOE}$ from 3 to 5 Changed $I_{LZOE}$ from 6 to 10 Changed $I_{LZOE}$ from 30 to 35 Changed $I_{LZDE}$ from 30 to 35 Changed $I_{LZDE}$ from 30 to 35 Changed $I_{LZDE}$ from 22 to 25 Changed $I_{LZDE}$ from 6 to 10 Added footnote #15 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	NXR	See ECN	Modified Data sheet to include x8 configurability. Updated the Ordering Information table
*D	925501	VKN	See ECN	Removed Automotive-E information Added Preliminary Automotive-A information Added footnote #10 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #15 related AC timing parameters
*E	1045801	VKN	See ECN	Converted Automotive-A specs from preliminary to final Updated footnote #9



# **Document History Page** (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	2724889	NXR/AESA	06/26/09	Added Automotive-E information Included -45ZXA/-55ZSXE/-55ZXE parts in the Ordering Information table
*G	2927528	VKN	05/04/2010	Renamed "DNU" pins as "NC" for 48 TSOP I package Added footnote #24 related to chip enable Updated Package Diagrams Added Contents Updated links in Sales, Solutions, and Legal Information
*H	3110053	PRAS	12/14/2010	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.
*	3269771	RAME	05/30/2011	Updated Functional Description (Removed "For best practice recommendations refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Electrical Characteristics. Updated Data Retention Characteristics. Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc Cypress.com/go/memory cypress.com/go/memory cypress.com/go/image

Optical & Image Sensing cypress.com/go/memory

PSoC cypress.com/go/jpsoc cypress.com/go/psoc cypress.com/go/touch

USB Controllers cypress.com/go/USB cypress.com/go/Wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05445 Rev. \*I

Revised May 30, 2011

Page 21 of 21