



Integrated Device Technology, Inc.

3.3V CMOS OCTAL D REGISTERS (3-STATE)

IDT54/74FCT3374/A
IDT54/74FCT3534/A
IDT54/74FCT3574/A
PRODUCT PREVIEW

FEATURES:


- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 25 mil Center SSOP Packages
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range or Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (10µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT54/74FCT3374/A, IDT54/74FCT3534/A and IDT54/74FCT3574/A are 8-bit registers built using an advanced dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered 3-state output control. When the output (OE) input is LOW, the eight outputs are enabled. When the OE input is HIGH, the outputs are in the high-impedance state.


Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT3374 AND IDT54/74FCT3574



3095 drw 01

FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT3534



3095 drw 02

8

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.

8.13


DSC-4650-

1

■ 4825771 0015967 491 ■

PIN CONFIGURATIONS


FCT3374



**DIP/SOIC/SSOP
TOP VIEW**

3095 drw 02


FCT3574



**DIP/SOIC/SSOP
TOP VIEW**

3095 drw 03

FCT3534



**DIP/SOIC/SSOP
TOP VIEW**

3095 drw 04

PIN DESCRIPTION

Pin Names	Description
DN	D flip-flop data inputs
CP	Clock Pulse for the register. Enters data on LOW-to-HIGH transition.
ON	3-state outputs, (true)
\overline{ON}	3-state outputs, (inverted)
\overline{OE}	Active LOW 3-state Output Enable input

3095 tbl 01

FUNCTION TABLE (1)

Function	Inputs			3534		3374/3574	
	\overline{OE}	CP	DN	Outputs	Internal	Outputs	Internal
				\overline{ON}	QN	ON	\overline{QN}
HI-Z	H	L	X	Z	NC	Z	NC
	H	H	X	Z	NC	Z	NC
LOAD REGISTER	L	↑	L	H	L	L	H
	L	↑	H	L	H	H	L
	H	↑	L	Z	L	Z	H
	H	↑	H	Z	H	Z	L

3095 tbl 02

NOTE:

- 1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance
- NC = No Change
- ↑ = LOW-to-HIGH transition



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
T _A	Operating Temperature	-40 to +85	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	-60 to +60	-60 to +60	mA

NOTES: 3095 Ink 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. Input terminals.
4. Output and I/O terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	4.0	8.0	pF

NOTE: 3095 Ink 04

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V; Military: TA = -55°C to +125°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level	2.0	—	5.5	V	
	Input HIGH Level (I/O pins)		2.0	—	VCC+0.5		
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level	-0.5	—	0.8	V	
IIH	Input HIGH Current (Input pins) ⁽⁶⁾	VCC = Max.	VI = 5.5V	—	±1	µA	
	Input HIGH Current (I/O pins) ⁽⁶⁾		VI = VCC	—	±1		
IIL	Input LOW Current (Input pins) ⁽⁶⁾	VCC = Max.	VI = GND	—	±1		
	Input LOW Current (I/O pins) ⁽⁶⁾		VI = GND	—	±1		
IOZH	High Impedance Output Current (3-State Output pins) ⁽⁶⁾	VCC = Max.	VO = VCC	—	±1	µA	
IOZL			VO = GND	—	±1		
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18mA	—	-0.7	-1.2	V	
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾	-36	-60	-110	mA	
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾	50	90	200	mA	
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -0.1mA	VCC-0.2	—	V	
			IOH = -3mA	2.4	3.0		
		VCC = 3.0V VIN = VIH or VIL	IOH = -6mA MIL.	2.4 ⁽⁵⁾	3.0		—
			IOH = -8mA COM'L.	—	—		—
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 0.1mA	—	0.2	V	
			IOL = 16mA	—	0.2		0.4
			IOL = 24mA	—	0.3		0.5
IOS	Short Circuit Current ⁽⁴⁾	VCC = Max., VO = GND ⁽³⁾	-60	-135	-240	mA	
VH	Input Hysteresis	—	—	150	—	mV	
ICCL	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC	COM'L.	—	0.1	10	µA
			MIL.	—	0.1	100	

3095 Ink. 05

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. VOH = VCC - 0.6V at rated current.
6. The test limits for this parameter is ± 5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6V^{(3)}$				mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ 50% Duty Cycle One Input Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$				$\mu A / \text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $f_i = 5\text{MHz}$ 50% Duty Cycle One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$				mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$				
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $f_i = 2.5\text{MHz}$ 50% Duty Cycle Eight Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$				
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$				

3095 tbl 06

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 3.3V, +25^\circ C$ ambient.
- Per TTL driven input; all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽³⁾

Symbol	Parameter	Conditions ⁽¹⁾	FCT3374/3534/3574				FCT3374A/3534A/3574A				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH	Propagation Delay CP to ON ⁽³⁾	CL = 50pF RL = 500Ω	2.0	10.0	2.0	11.0	2.0	6.5	2.0	7.2	ns
tPZH	Output Enable Time		1.5	12.5	1.5	14.0	1.5	6.5	1.5	7.5	ns
tPZL	Output Disable Time		1.5	8.0	1.5	8.0	1.5	5.5	1.5	6.5	ns
tSU	Set-up Time HIGH or LOW, Dn to CP		2.0	—	2.0	—	2.0	—	2.0	—	ns
tH	Hold Time HIGH or LOW, Dn to CP		1.5	—	1.5	—	1.5	—	1.5	—	ns
tw	CP Pulse Width HIGH or LOW		7.0	—	7.0	—	5.0	—	6.0	—	ns

3095 tbl 07


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ± 0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

■ 4825771 0015972 859 ■

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



3095 drw 06

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other tests	Open

DEFINITIONS:

C_L = Load capacitance; includes jig and probe capacitance.
 R_T = Termination resistance; should be equal to Z_{out} of the Pulse Generator.


3095 Ink 08

SET-UP, HOLD AND RELEASE TIMES




3095 drw 07

PULSE WIDTH




3095 srw 08

PROPAGATION DELAY



3095 drw 09

ENABLE AND DISABLE TIMES




3095 drw 10

NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
- If V_{CC} is below 3V, input voltage swings should be adjusted not to exceed V_{CC} .

ORDERING INFORMATION



3095 drw 11

■ 4825771 0015974 621 ■