

Digitally Controlled Programmable Gain Amplifier in SOT-23

April 2003

FEATURES

- 3-Bit Digital Gain Control (0, 1, 2, 3, 4, 5, 6 and 7V/V)
- 8-Pin TSOT-23 Package
- Rail-to-Rail Input Range
- Rail-to-Rail Output Swing
- Single or Dual Supply: 2.7V to 10.5V Total
- 11MHz Gain Bandwidth Product
- 10.6nV/√Hz Input Noise at Gain of 7
- 117dB Total System Dynamic Range
- Input Offset Voltage: 3mV (Gain = 1)
- Input Offset Voltage: 1.9mV (Gain = 4)

APPLICATIONS

- Data Acquisition Systems
- Dynamic Gain Changing
- Automatic Ranging Circuits
- Automatic Gain Control

DESCRIPTION

The LTC®6910-3 is a low noise digitally programmable gain amplifier (PGA) that is easy to use and occupies very little PC board space. The gain is adjustable using a 3-bit digital input to select inverting gains of 0, 1, 2, 3, 4, 5, 6 and 7V/V.

The LTC6910-3 is an inverting amplifier with a rail-to-rail output. When operated with unity gain, the LTC6910-3 will also process rail-to-rail input signals. A half-supply reference generated internally at the AGND pin supports single power supply applications. Operating from single or split supplies from 2.7V to 10.5V, the LTC6910-3 is offered in an 8-lead TSOT-23 package.


For other gain options, see the LTC6910-1 and LTC6910-2.

7, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION


Single Supply Programmable Amplifier

GAIN	G2	G1	GO
	-	-	
0	0	0	0
-1	0	0	1
-2	0	1	0
-3	0	1	1
-4	1	0	0
-5	1	0	1
-6	1	1	0
-7	1	1	1



PIN 2 (AGND) PROVIDES BUILT-IN HALF-SUPPLY REFERENCE WITH INTERNAL RESISTANCE OF 5k. AGND CAN ALSO BE DRIVEN BY A SYSTEM ANALOG GROUND REFERENCE NEAR HALF SUPPLY

Frequency Response




69103i



ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage (V+ to V-) 11V
Input Current ±25mA
Operating Temperature Range (Note 2)
LTC6910-3C40°C to 85°C
LTC6910-3I40°C to 85°C
Specified Temperature Range (Note 3)
LTC6910-3C40°C to 85°C
LTC6910-3I40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec)300°C

PACKAGE/ORDER INFORMATION



^{*}The temperature grades are identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges or other gain ranges.

GAIN SETTINGS AND PROPERTIES

Table 1

				IINAL	NOMIN/	NOMINAL Input		
G2	IGITAL INPU' G1	TS GO	VOLTA Volts/Volt	GE GAIN (dB)	Dual 5V Supply	Single 5V Supply	Single 3V Supply	IMPEDANCE $(k\Omega)$
0	0	0	0	-120	10	5	3	(Open)
0	0	1	-1	0	10	5	3	10
0	1	0	-2	6	5	2.5	1.5	5
0	1	1	-3	9.5	3.33	1.67	1	3.3
1	0	0	-4	12	2.5	1.25	0.75	2.5
1	0	1	-5	14	2	1	0.6	2
1	1	0	-6	15.6	1.67	0.83	0.5	1.7
1	1	1	-7	16.9	1.43	0.71	0.43	1.4

ELECTRICAL CHARACTERISTICS The ullet denotes the specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 5V$, AGND = 2.5V, Gain = 1 (Digital Inputs 001), $R_L = 10k$ to midsupply point, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Voltage Gain (Note 4)	V _S = 2.7V, Gain = 1, R _L = 10k	•	-0.05	0	0.07	dB
	$V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.10	-0.02	0.06	dB
	$V_S = 2.7V$, Gain = 2, $R_L = 10k$	•	5.93	6.02	6.08	dB
	$V_S = 2.7V$, Gain = 3, $R_L = 10k$	•	9.35	9.5	9.7	dB
	$V_S = 2.7V$, Gain = 4, $R_L = 10k$	•	11.9	11.98	12.2	dB
	$V_S = 2.7V$, Gain = 4, $R_L = 500\Omega$	•	11.8	11.98	12.2	dB
	$V_S = 2.7V$, Gain = 5, $R_L = 10k$	•	13.85	13.92	14.05	dB
	$V_S = 2.7V$, Gain = 6, $R_L = 10k$	•	15.4	15.5	15.6	dB
	$V_S = 2.7V$, Gain = 7, $R_L = 10k$	•	16.70	16.85	17	dB
	$V_S = 2.7V$, Gain = 7, $R_L = 500\Omega$	•	16.55	16.80	17	dB

69103i



ELECTRICAL CHARACTERISTICS The ullet denotes the specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 5V$, AGND = 2.5V, Gain = 1 (Digital Inputs 001), $R_L = 10k$ to midsupply point, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Voltage Gain (Note 4)	$V_S = 5V$, Gain = 1, $R_L = 10k$	•	-0.05	0	0.07	dB
	$V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.10	-0.01	0.08	dB
	$V_S = 5V$, Gain = 2, $R_L = 10k$	•	5.96	6.02	6.08	dB
	$V_S = 5V$, Gain = 3, $R_L = 10k$	•	9.45	9.54	9.65	dB
	$V_S = 5V$, Gain = 4, $R_L = 10k$	•	11.85	12.02	12.15	dB
	$V_S = 5V$, Gain = 4, $R_L = 500\Omega$	•	11.80	11.95	12.15	dB
	$V_S = 5V$, Gain = 5, $R_L = 10k$	•	13.8	13.95	14.05	dB
	$V_S = 5V$, Gain = 6, $R_L = 10k$	•	15.35	15.5	15.65	dB
	$V_S = 5V$, Gain = 7, $R_L = 10k$	•	16.7	16.85	17	dB
	$V_S = 5V$, Gain = 7, $R_L = 500\Omega$	•	16.6	16.80	17	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$	•	-0.06	0	0.07	dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.10	-0.01	0.08	dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$	•	5.96	6.02	6.08	dB
	$V_S = \pm 5V$, Gain = 3, $R_L = 10k$	•	9.40	9.54	9.65	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 10k$	•	11.85	12	12.2	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 500\Omega$	•	11.80	12	12.2	dB
	$V_S = \pm 5V$, Gain = 5, $R_L = 10k$	•	13.8	13.95	14.1	dB
	$V_S = \pm 5V$, Gain = 6, $R_L = 10k$	•	15.35	15.5	15.7	dB
	$V_S = \pm 5V$, Gain = 7, $R_L = 10k$	•	16.70	16.85	17.05	dB
0. 14	$V_S = \pm 5V$, Gain = 7, $R_L = 500\Omega$	•	16.65	16.80	17.00	dB
Signal Attenuation at Gain = 0 Setting	Gain = 0 (Digital Inputs 000), f = 20kHz	•		-122		dB
Total Supply Voltage		•	2.7		10.5	V
Supply Current	$V_S = 2.7V, V_{IN} = 1.35V$	•		2	3	mA
	$V_S = 5V$, $V_{IN} = 2.5V$ $V_S = \pm 5V$, $V_{IN} = 0V$, Pins 5, 6, 7 = -5V or 5V			2.4 3	3.5 4.5	mA mA
	$V_S = \pm 5V$, $V_{IN} = 0V$, Pin 5 = 4.5V, Pins 6, 7 = 0.5V (Note 5)	•		3.5	4.9	mA
Output Voltage Swing LOW (Note 6)	$V_S = 2.7V$, $R_L = 10k$ to Midsupply Point	•		12	30	mV
	$V_S = 2.7V$, $R_L = 500\Omega$ to Midsupply Point	•		50	100	mV
	$V_S = 5V$, $R_L = 10k$ to Midsupply Point	•		20	40	mV
	$V_S = 5V$, $R_L = 500\Omega$ to Midsupply Point	•		90	160	mV
	$V_S = \pm 5V$, $R_L = 10k$ to $0V$	•		30	50	mV
	$V_S = \pm 5V$, $R_L = 500\Omega$ to $0V$	•		180	250	mV
Output Voltage Swing HIGH (Note 6)	$V_S = 2.7V$, $R_L = 10k$ to Midsupply Point $V_S = 2.7V$, $R_L = 500\Omega$ to Midsupply Point	•		10 50	20	mV
					80	mV
	$V_S = 5V$, $R_L = 10k$ to Midsupply Point $V_S = 5V$, $R_L = 500\Omega$ to Midsupply Point			10 80	30 150	mV mV
	$V_S = \pm 5V$, $R_L = 10k$ to $0V$			20	40	mV
	$V_S = \pm 5V$, $R_L = 10K to 0V$ $V_S = \pm 5V$, $R_L = 500\Omega$ to 0V	•		180	250	mV
Output Short-Circuit Current (Note 7)	$V_S = 2.7V$			±27		mA
	$V_S = \pm 5V$			±35		mA
AGND Open-Circuit Voltage	V _S = 5V	•	2.45	2.5	2.55	V
AGND (Common Mode) Input Voltage Range	V _S = 2.7V	•	0.85		1.55	V
-	$V_S = 5V$	•	0.7		3.60	V
	$V_S = \pm 5V$	•	-4.3		3.40	V



ELECTRICAL CHARACTERISTICS The ullet denotes the specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 5V$, AGND = 2.5V, Gain = 1 (Digital Inputs 001), $R_L = 10k$ to midsupply point, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
AGND Rejection (i.e., Common Mode Rejection	$V_S = 2.7V$, $V_{AGND} = 1.1V$ to 1.6V	•	55	80		dB
or CMRR)	$V_S = \pm 5V$, $V_{AGND} = -2.5$ to 2.5	•	55	75		dB
Power Supply Rejection Ratio (PSRR)	$V_S = 2.7V \text{ to } \pm 5V$	•	60	80		dB
Offset Voltage Magnitude (Referred to Input)	Gain = 1	•		3.0	15	mV
	Gain = 4	•		1.9	10	mV
DC Input Resistance (Note 8)	$DC V_{IN} = 0V$					
	Gain = 0			>100		MΩ
	Gain = 1	•		10		kΩ
	Gain = 2	•		5		kΩ
	Gain = 3	•		3.3		kΩ
	Gain = 4	•		2.5		kΩ
	Gain = 5			2.0		kΩ
	Gain = 6			1.7		kΩ
	Gain = 7			1.4		kΩ
DC Small-Signal Output Resistance	Gain = 0			0.4		Ω
	Gain = 1			0.7		Ω
	Gain = 2 Gain = 3			1		Ω
	Gain = 3			1.3 1.6		Ω Ω
	Gain = 4			1.0		Ω
	Gain = 5			2.2		Ω
	Gain = 7			2.5		Ω
Gain-Bandwidth Product	Gain = 7, f _{IN} = 200kHz	•		11		MHz
Slew Rate	V _S = 5V, V _{OUT} = 2.8V _{P-P}			12		V/µs
olow rule	$V_S = \pm 5V$, $V_{OUT} = 2.8V_{P-P}$			16		V/μs
Wideband Noise (Referred to Input)	f = 1kHz to 200kHz					
	Gain = 0 Output Noise			3.8		μV_{RMS}
	Gain = 1			10.7		μV _{RMS}
	Gain = 2			7.3		μV _{RMS}
	Gain = 3			6.1		μV _{RMS}
	Gain = 4			5.5		μV _{RMS}
	Gain = 5			5.2		μV _{RMS}
	Gain = 6			4.9		μV _{RMS}
	Gain = 7			4.7		μV _{RMS}
Voltage Noise Density (Referred to Input)	f = 50kHz					
	Gain = 1			25		nV/√Hz
	Gain = 2			17		nV/√Hz
	Gain = 3			14		nV/√Hz
	Gain = 4			12.5		nV/√Hz
	Gain = 5			11.6		nV/√Hz
	Gain = 6 Gain = 7			11.2 10.6		nV/√Hz nV/√Hz
Total Hammania Biotantian						
Total Harmonic Distortion	$Gain = 4, f_{IN} = 10kHz, V_{OUT} = 1V_{RMS}$			-88 0.004		dB %
	Onio A.F. HOOLIE V. HV					
	Gain = 4, f_{IN} = 100kHz, V_{OUT} = 1 V_{RMS}			-80		dB
				0.01		%

ELECTRICAL CHARACTERISTICS The ullet denotes the specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 5V$, AGND = 2.5V, Gain = 1 (Digital Inputs 001), $R_L = 10k$ to midsupply point, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Digital Input "High" Voltage	V _S = 2.7V	•	2.43			V
	$V_S = 5V$	•	4.5			V
	$V_S = 5V$ $V_S = \pm 5V$	•	4.5			V
Digital Input "Low" Voltage	$V_{S} = 2.7V$	•			0.27	V
	$V_S = 5V$	•			0.5	V
	$V_S = 5V$ $V_S = \pm 5V$	•			0.5	V

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The LTC6910-3C and LTC6910-3I are guaranteed functional over the operating temperature range of -40° C to 85°C.

Note 3: The LTC6910-3C is guaranteed to meet specified performance from 0° C to 70° C. The LTC6910-3C is designed, characterized and expected to meet specified performance from -40° C to 85° C but is not tested or QA sampled at these temperatures. LTC6910-3I is guaranteed to meet specified performance from -40° C to 85° C.

Note 4: Gain is measured with a DC large-signal test using an output excursion between approximately 30% and 70% of supply voltage.

Note 5: Operating all three digital inputs at 0.5V causes supply current to increase typically 0.1mA from this specification.

Note 6: Output voltage swings are measured as differences between the output and the respective supply rail.

Note 7: Extended operation with output shorted may cause junction temperature to exceed the 150°C limit and is not recommended.

Note 8: Input resistance can vary by approximately $\pm 30\%$ part-to-part at a given gain setting.

PIN FUNCTIONS

OUT (Pin 1): Analog Output. This is the output of an internal operational amplifier and swings to near the power supply rails (V⁺ and V⁻) as specified in the Electrical Characteristics table. The internal op amp remains active at all times, including the zero gain setting (digital input 000). As with other amplifier circuits, loading the output as lightly as possible will minimize signal distortion and gain error. The Electrical Characteristics table shows performance at output currents up to 10mA and current limits that occur when the output is shorted to midsupply at 2.7V and ±5V supplies. Signal outputs above 10mA are possible but current-limiting circuitry will begin to affect amplifier performance at approximately 20mA. Long-term operation above 20mA output is not recommended. Do not exceed maximum junction temperature of 150°C. The output will drive capacitive loads up to 50pF. Capacitances higher than 50pF should be isolated by a series resistor to preserve AC stability.

AGND (Pin 2): Analog Ground. The AGND pin is at the midpoint of an internal resistive voltage divider, developing a potential halfway between the V⁺ and V⁻ pins, with an equivalent series resistance to the pin of nominally $5k\Omega$ (Figure 3). AGND is also the noninverting input of the internal op amp, which makes it the ground reference

voltage for the IN and OUT pins. Because of this, very "clean" grounding is important, including an analog ground plane surrounding the package. For dual supply operation, this ground plane should be at zero volts and the AGND pin should connect directly to the ground plane (Figure 1). For single supply operation, in contrast, the V $^-$ pin typically connects to system signal ground. The ground plane should then tie to V $^-$ and the AGND pin should be AC-bypassed to the ground plane (Figure 2) by at least a $1\mu F$ high quality capacitor.

In noise-sensitive single-supply applications, it is important to AC-bypass the AGND pin. Otherwise wideband noise will enter the signal path from the internal voltage-divider resistors that set the DC voltage on AGND in single-supply applications. This noise can reduce SNR by 3dB at high gain settings. The resistors present a Thévenin equivalent of approximately 5k to the AGND pin. An external capacitor from AGND to the ground plane, whose impedance is well below 5k at frequencies of interest, will suppress this noise. A $1\mu F$ high quality capacitor is effective for frequencies down to 1kHz. Larger capacitors extend this suppression to proportionately lower frequencies. This issue does not arise in dual supply applications because AGND goes directly to ground.





PIN FUNCTIONS




Figure 1. Dual Supply Ground Plane Connection

IN (Pin 3): Analog Input. The input signal to the amplifier in the LTC6910-3 is the voltage difference between the IN and AGND pins. The IN pin connects internally to a digitally controlled resistance whose other end is a current summing point at the same potential as the AGND pin (Figure 3). At unity gain (digital input 001), the value of this input resistance is approximately $10k\Omega$ and the IN voltage range is rail-to-rail (V+ to V-). At gain settings above unity (digital input 010 or higher), the input resistance falls, to nominally $1.4k\Omega$ at gain setting of 7V/V (digital input 111). Also, the linear input range falls in inverse proportion to gain. (The higher gains are designed to boost lower level signals with good noise performance.) In the "zero" gain state (digital input 000), analog switches disconnect the IN pin internally and this pin presents a very high input resistance. The input may vary from rail to rail in the "zero" gain setting but the output is insensitive to it and remains at the AGND potential. Table 1 summarizes the LTC6910-3's behavior for all gain codes. Circuitry driving the IN pin must consider the LTC6910-3's input resistance and the variation of this resistance when used at multiple gain settings. Signal sources with significant output resistance may introduce a gain error as the source's output resistance and the LTC6910-3's input resistance form a voltage divider. This is especially true at the higher gain settings where the input resistance is lowest.




Figure 2. Single Supply Ground Plane Connection

In single supply voltage applications at elevated gain settings (digital input 010 or higher), it is important to remember that the LTC6910-3's DC ground reference for both input and output is AGND, not V⁻. With increasing gains, the LTC6910-3's input voltage range for unclipped output is no longer rail-to-rail but shrinks toward AGND.




Figure 3. Block Diagram

69103

PIN FUNCTIONS

The OUT pin also swings positive or negative with respect to AGND. At unity gain (digital input 001), both IN and OUT voltages can swing from rail to rail (Table 1).

 V^- , V^+ (Pins 4, 8): Power Supply Pins. The V^+ and V^- pins should be bypassed with $0.1\mu F$ capacitors to an adequate analog ground plane using the shortest possible wiring. Electrically clean supplies and a low impedance ground are important for the high dynamic range available from the LTC6910-3 (see further details under AGND). Low noise linear power supplies are recommended. Switching power supplies require special care to prevent switching noise coupling into the signal path, reducing dynamic range.

GO, G1, G2 (Pins 5, 6, 7): CMOS-Level Digital Gain-Control Inputs. G2 is the most significant bit (MSB). These pins control the voltage gain from IN to OUT pins. In the LTC6910-3, the voltage gain range is 0 to 7V/V in eight discrete values 0, 1, 2, 3, 4, 5, 6, 7, set respectively by digital inputs 000 through 111 (or in decimal form, 0 through 7). Digital input code 000 causes a "zero" gain with very low output noise. In this "zero" gain state the IN pin is disconnected internally, but the OUT pin remains active and forced by the internal op amp to the voltage present on the AGND pin. Note that the voltage gain is inverting: OUT and IN pins always swing on opposite sides of the AGND potential. The G pins are high impedance CMOS logic inputs and must be connected (they will float to unpredictable voltages if open circuited). Table 1 summarizes the effects of the G-pin code.

APPLICATIONS INFORMATION

Functional Description

The LTC6910-3 is a small outline, wideband inverting DC amplifier whose voltage gain is digitally programmable. It delivers a choice of eight voltage gains, controlled by the 3-bit digital inputs to the G pins, which accept CMOS logic levels. The gain code is always monotonic; an increase in the 3-bit binary number (G2 G1 G0) causes an increase in the gain. LTC6910-3's nominal gain magnitudes are 0, 1, 2, 3, 4, 5, 6, and 7Volts/Volt. At nonzero gains, the signal bandwidth varies roughly inversely with gain, so that the product of gain and bandwidth (to –3dB rolloff) is typically 11MHz. Gain control within the amplifier occurs by switching resistors from a matched array in or out of a closed-loop op amp circuit using MOS analog switches (Figure 3).

Digital Control

Logic levels for the LTC6910-3 digital gain control inputs (Pins 5, 6, 7) are nominally rail-to-rail CMOS. Logic 1 is V⁺, logic 0 is V⁻ or alternatively 0V when using \pm 5V supplies. The part is tested with the values listed in the Electrical Characteristics table (Digital Input "High" and "Low" Voltages), which are 10% and 90% of full excursion on the inputs. That is, the tested logic levels are 0.27V

and 2.43V with a 2.7V supply, 0.5V and 4.5V levels with 0V and 5V supply rails, and 0.5V and 4.5V logic levels at \pm 5V supplies.


Construction and Instrumentation Cautions

Electrically clean construction is important in applications seeking the full dynamic range of the LTC6910-3 amplifier. Short, direct wiring will minimize parasitic capacitance and inductance. High quality supply bypass capacitors of 0.1 µF near the chip provide good decoupling from a clean, low inductance power source. But several cm of wire (i.e., a few microhenrys of inductance) from the power supplies, unless decoupled by substantial capacitance (≥10µF) near the chip, can cause a high-Q LC resonance in the hundreds of kHz in the chip's supplies or ground reference. This may impair circuit performance at those frequencies. A compact, carefully laid out printed circuit board with a good ground plane makes a significant difference in minimizing distortion. Finally, equipment to measure amplifier performance can itself introduce distortion or noise floors. Checking for these limits with a wire replacing the chip is a prudent routine procedure.



TYPICAL APPLICATION


Expanding an ADC's Dynamic Range



PACKAGE DESCRIPTION

TS8 Package 8-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1637)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT®1228	100MHz Gain Controlled Transconductance Amplifier	Differential Input, Continuous Analog Gain Control
LT1251/LT1256	40MHz Video Fader and Gain Controlled Amplifier	Two Input, One Output, Continuous Analog Gain Control
LTC1564	10kHz to 150kHz Digitally Controlled Filter and PGA	Continuous Time, Low Noise 8th Order Filter and 4-Bit PGA
LTC6910-1	Digitally Controlled PGA	SOT-23, Gains 0, 1, 2, 5, 10, 20, 50, 100V/V
LTC6910-2	Digitally Controlled PGA	SOT-23, Gains 0, 1, 2, 4, 8, 16, 32, 64V/V

69103i