# 16-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-16LX MB90480/485 Series

## MB90F481/F482/487B/488B/483C MB90F488B/F489B/V480/V485B

## DESCRIPTION

The MB90480/485 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

The F<sup>2</sup>MC-16LX CPU core instruction set retains the AT architecture of the F<sup>2</sup>MC<sup>\*1</sup> family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.

The MB90480/485 series features embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up/down-counter, PWC timer, I<sup>2</sup>C\*<sup>2</sup> interface, DTP/ external interrupt, chip select, and 16-bit reload timer.

- \*1 : F<sup>2</sup>MC is the abbreviation for FUJITSU Flexible Microcontroller.
- \*2 : Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C standard a Specification as defined by Philips.

## ■ FEATURES

 Clock Minimum instruction execution time: 40.0 ns/6.25 MHz base frequency multiplied ×4 (25 MHz internal operating frequency/3.3 V ± 0.3 V)
 CO = pa/4 MHz have frequency multiplied × 4 (40 MHz internal operating)

62.5 ns/4 MHz base frequency multiplied  $\,\times\,4$  (16 MHz internal operating frequency/3.0 V  $\pm$  0.3 V) PLL clock multiplier

Maximum memory space: 16 Mbytes

(Continued)

## Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



Copyright©2002-2006 FUJITSU LIMITED All rights reserved

### (Continued)

 Instruction set optimized for controller applications Supported data types (bit, byte, word, or long word)

Typical addressing modes (23 types)

- 32-bit accumulator for enhanced high-precision calculation
  - Enhanced signed multiplication/division instruction and RETI instruction functions
- Instruction set designed for high-level programming language (C) and multi-task operations System stack pointer adopted Instruction set symmetry and barrel shift instructions
- Non-multiplex bus/multiplex bus compatible
- Enhanced execution speed
- 4-byte instruction queueEnhanced interrupt functions
- 8 levels setting with programmable priority, 8 external interrupts
- Data transfer function (µDMAC) Up to 16 channels
- Embedded ROM
   Flash versions : 192 Kbytes, 256 Kbytes, 384 Kbytes, MASK versions : 192 Kbytes, 256 Kbytes
- Embedded RAM
  - Flash versions : 4 Kbytes, 6 Kbytes, 10 Kbytes, 24 Kbytes, MASK versions : 10 Kbytes, 16 Kbytes
- General purpose ports
- Up to 84 ports

(Includes 16 ports with input pull-up resistance settings, 16 ports with output open-drain settings)

- A/D converter
   8-channel RC sequential comparison type (10-bit resolution, 3.68 μs conversion time (at 25 MHz) )
- I<sup>2</sup>C interface (MB90485 series only) : 1channel, P76/P77 N-ch open drain pin (without P-ch)

Do not apply high voltage in excess of recommended operating ranges

to the N-ch open drain pin (with P-ch) in MB90V485B.

- $\mu$ PG (MB90485 series only) : 1 channel
- UART : 1 channel
- Extended I/O serial interface (SIO) : 2 channels
- 8/16-bit PPG : 3 channels (with 8-bit  $\times$  6 channel/16-bit  $\times$  3 channel mode switching function)
- 8/16-bit up/down counter/timer: 1 channel (with 8-bit × 2 channels/16-bit × 1-channel mode switching function)
- PWC (MB90485 series only) : 3 channels (Capable of compare the inputs to two of the three)
- 3 V/5 V I/F pin (MB90485 series only)
  - P20 to P27, P30 to P37, P40 to P47, P70 to P77
- 16-bit reload timer : 1 channel
- 16-bit I/O timer : 2 channels input capture, 6 channels output compare, 1 channel free run timer
- On chip dual clock generator system
- Low-power consumption mode With stop mode, sleep mode, CPU intermittent operation mode, watch mode, timebase timer mode
- Packages : QFP 100/LQFP 100
- Process : CMOS technology
- Power supply voltage : 3 V, single power supply (some ports can be operated by 5 V power supply at MB90485 series)

### PRODUCT LINEUP

#### MB90480 series

altemu.com	Part number	MB90F481	MB90F482	MB90V480			
Classificati		Flash merr	Evaluation product				
ROM size		192 Kbytes	256 Kbytes	_			
RAM size		4 Kbytes	6 Kbytes	16 Kbytes			
CPU functi	on	Number of ins Instruction bit Instruction len Data bit lengtl Minimum instr	length : 8-bit, 16-bit gth : 1 byte to 7 n : 1-bit, 8-bit,	bytes			
Ports		General-purpose I/O po	rts (CMOS output) rts (with pull-up resistanc rts (N-ch open drain outp				
UART		1 channel, start-stop syr					
8/16-bit PP		8-bit $\times$ 6 channels/16-bit					
8/16-bit up/ counter/tim		Event input pins : 6, 8-b 8-bit reload/compare reg					
	16-bit free run timer	Number of channels : 1 Overflow interrupt					
16-bit I/O timers	Output compare (OCU)	Number of channels : 6 Pin input factor : A match signal of compare register					
	Input capture (ICU)	Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
	al interrupt circuit		rrupt pin channels : 8 (ed	ge or level detection)			
Extended I	O serial interface	Embedded 2 channels					
Timebase t	imer	18-bit counter Interrupt cycles: 1.0 ms,	4.1 ms, 16.4 ms, 131.1	ms (at 4 MHz base oscillate			
A/D conver	ter	Conversion resolution : 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause					
Watchdog timer		Reset generation interval : 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)					
Low-power (standby) n	consumption nodes	Stop mode, sleep mode timebase timer mode	, CPU intermittent operat	ion mode, watch timer mod			
Process			CMOS				
Туре		Not included s	ecurity function	User pin*1, 3 V/5 V versions			
	ower supply*2			Included			

\*1 : User pin : P20 to P27, P30 to P37, P40 to P47, P70 to P77

\*2 : It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply switching) about details.

Note : Ensure that you must write to Flash at Vcc = 3.13 V to 3.60 V (3.3 V + 10\%, -5\%) .

### MB90485 series

Item	Part number	MB90487B	MB90488B	MB90F488B	MB90V485B	MB90F489B	MB90483C			
tasheet4u Classifi		MASK RC	MASK ROM product Flash memory product Product Product Rom product Prod							
ROM si	ze	192 Kbytes	256 Kbytes	256 Kbytes		384 Kbytes	256 Kbytes			
RAM siz	ze	10 Kbytes	10 Kbytes	10 Kbytes	16 Kbytes	24 Kbytes	16 Kbytes			
CPU fu	nction	Ins Ins Dat	mber of instruction bit len truction bit len truction length ta bit length nimum instruct	gth :8-bit, :1 byt	, 16-bit te to 7 bytes , 8-bit, 16-bit ime : 40 ns (25	MHz machine	clock)			
Ports		General-purp General-purp	ose I/O ports (	up to 84 (CMOS output) (with pull-up rea (N-ch open dra	sistance)					
UART		1 channel, sta	art-stop synch	ronized						
8/16-bit	PPG	8-bit $\times$ 6 channels/16-bit $\times$ 3 channels								
8/16-bit counter	up/down /timer	Event input pins : 6, 8-bit up/down counters : 2 8-bit reload/compare registers : 2								
	16-bit free run timer	Number of channels : 1 Overflow interrupt								
16-bit I/O timers	Output compare (OCU)	Number of channels : 6 Pin input factor: A match signal of compare register								
	Input capture (ICU)	Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges)								
DTP/ex circuit	ternal interrupt	Number of external interrupt pin channels: 8 (edge or level detection)								
Extende interfac	ed I/O serial e	Embedded 2 channels								
I <sup>2</sup> C inte	rface*2	1 channel								
μPG		1 channel								
PWC		3 channels								
Timeba	se timer	18-bit counter Interrupt cycles : 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)								
A/D cor	nverter	Conversion resolution : 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause)								

(Continued)

Part number Item	MB90487B	MB90488B	MB90F488B	MB90V485B	MB90F489B	MB90483C
Watchdog timer	Reset genera		9.58 ms, 14.33 r (minimum value			
Low-power consumption (standby) modes	Stop mode, sl timer mode	eep mode, CP	U intermittent o	peration mode,	watch timer mc	de, timebas
Process	CMOS					
Туре	3 V/5 V power supply*1	3 V/5 V power supply*1	3 V/5 V power supply <sup>*1</sup> Included security function	3 V/5 V power supply*1	3 V/5 V power supply <sup>*1</sup> Included security function	3 V/5 V power supply*1
Emulator power supply*3	_			Included		


\*1: 3 V/5 V I/F pin : All pins should be for 3 V power supply without P20 to P27, P30 to P37, P40 to P47, and P70 to P77.


\*2 : P76/P77 pins are N-ch open drain pins (without P-ch) at built-in I<sup>2</sup>C. However, MB90V485B uses the N-ch open drain pin (with P-ch) .

\*3: It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

- Notes : As for MB90V485B, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/µPG/I<sup>2</sup>C become CMOS input.
  - Ensure that you must write to Flash at Vcc = 3.13 V to 3.60 V (3.3 V + 10%, -5%).

### PIN ASSIGNMENT





## ■ PIN DESCRIPTIONS

	Pin	No.		I/O	
www.da	ta <b>QEP</b> *1	LQFP*2	Pin name	circuit type* <sup>3</sup>	Function
Î	82	80	X0	А	Clock (oscillator) input pin
ĺ	83	81	X1	А	Clock (oscillator) output pin
	80	78	X0A	А	Clock (32 kHz oscillator) input pin
	79	77	X1A	А	Clock (32 kHz oscillator) output pin
	77	75	RST	В	Reset input pin
			P00 to P07		This is a general purpose I/O port. A setting in the port 0 input resistance register (RDR0) can be used to apply pull-up resistance (RD00-RD07 = "1") . (Disabled when pin is set for output.)
	85 to 92	83 to 90	AD00 to AD07	C (CMOS)	In multiplex mode, these pins function as the external address/data bus low I/O pins.
			D00 to D07		In non-multiplex mode, these pins function as the external data bus low output pins.
			P10 to P17		This is a general purpose I/O port. A setting in the port 1 input resistance register (RDR1) can be used to apply pull-up resistance (RD10-RD17 = "1") . (Disabled when pin is set for output.)
	93 to 100	91 to 98	AD08 to AD15	C (CMOS)	In multiplex mode, these pins function as the external address/data bus high I/O pins.
			D08 to D15		In non-multiplex mode, these pins function as the external data bus high output pins.
		99, 100, 1, 2	P20 to P23	E (CMOS/H)	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
	1 to 4		A16 to A19		When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16-A19). When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16-A19).
			P24 to P27		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
	5 to 8	3 to 6	A20 to A23 (	E (CMOS/H)	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20-A23). When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20-A23).
			PPG0 to PPG3		Output pins for PPG.
			P30		This is a general purpose I/O port.
	9	7	A00	E (CMOS/H)	In non-multiplex mode, this pin functions as an external address pin.
			AIN0	、 /	8/16-bit up/down timer input pin (ch.0) .

	Pin	No.	Pin	I/O					
	QFP*1	LQFP*2	name	circuit type* <sup>3</sup>		Function			
www.da	tasheet4u	-08M	P31	_	This is a	general purpose I/O port.			
	10	8	A01	E (CMOS/H)	In non-multiplex mode, this pin functions as an external address pin.				
			BIN0		8/16-bit u	p/down timer input pin (ch.0) .			
			P32		This is a	general purpose I/O port.			
	12	10	A02	E (CMOS/H)	In non-m	ultiplex mode, this pin functions as an external address pin.			
			ZIN0	(01100/11)	8/16-bit u	p/down timer input pin (ch.0)			
			P33		This is a	general purpose I/O port.			
	13	11	A03	E (CMOS/H)	In non-m	ultiplex mode, this pin functions as an external address pin.			
			AIN1	(01000/11)	8/16-bit u	p/down timer input pin (ch.1) .			
			P34		This is a	general purpose I/O port.			
	14	12	A04	E (CMOS/H)	In non-m	ultiplex mode, this pin functions as an external address pin.			
			BIN1	(01000/11)	8/16-bit u	p/down timer input pin (ch.1) .			
			P35		This is a	general purpose I/O port.			
	15	13	A05	E (CMOS/H)	In non-m	ultiplex mode, this pin functions as an external address pin.			
			ZIN1	(01000/11)	8/16-bit u	p/down timer input pin (ch.1)			
			P36, P37	6		This is a general purpose I/O port.			
			A06, A07	D (CMOS)	MB90480 series	In non-multiplex mode, this pin functions as an external address pin.			
	16, 17	14, 15	P36, P37			This is a general purpose I/O port.			
	10, 17	11, 10	A06, A07	E (CMOS/H)	MB90485 series	In non-multiplex mode, this pin functions as an external address pin.			
			PWC0, PWC1*4			This is a PWC input pin.			
			P40	_	This is a	general purpose I/O port.			
	18	16	A08	G (CMOS/H)	In non-m	ultiplex mode, this pin functions as an external address pin.			
			SIN2	(01000/11)	Extended	I/O serial interface input pin.			
			P41		This is a	general purpose I/O port.			
	19	17	A09	F (CMOS)	Extended I/O serial interface output pin. This is a general purpose I/O port.				
			SOT2						
			P42	-					
	20	18	A10	G (CMOS/H)	In non-m	ultiplex mode, this pin functions as an external address pin.			
			SCK2		Extended	I/O serial interface clock input/output pin.			
L. L.						(Continued)			

Pir	n No.		I/O					
QFP*1	LQFP*2	Pin name	circuit type* <sup>3</sup>		Function			
www.da <del>tasheet4</del> t		P43, P44			This is a general purpose I/O port.			
		A11, A12	F(CMOS)	MB90480 series	In non-multiplex mode, this pin functions as an external address pin.			
21, 22	19, 20	P43, P44		MB90485 series	This is a general purpose I/O port.			
,	,	A11, A12	F(CMOS)		In non-multiplex mode, this pin functions as an external address pin.			
		MT00, MT01			μPG output pin.			
		P45	F	MB90480	This is a general purpose I/O port.			
		A13	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.			
24	22	P45			This is a general purpose I/O port.			
		A13	G (CMOS/H)	MB90485 series	In non-multiplex mode, this pin functions as an external address pin.			
		EXTC*4		μPG input pin.				
		P46, P47		This is a general purpose I/O port.				
25, 26	23, 24	A14, A15	F	In non-mu	ultiplex mode, this pin functions as an external address pin.			
-, -	-,	OUT4/ OUT5	(CMOS)	Output co	ompare event output pins.			
70	68	P50	D		general purpose I/O port. In external bus mode, this pin as the ALE pin.			
70	00	ALE	(CMOS)	In externa (ALE) sig	al bus mode, this pin functions as the address load enable nal pin.			
71	69	P51	D	This is a g functions	general_purpose I/O port. In external bus mode, this pin as the RD pin.			
	03	RD	(CMOS)	In externa signal pin	al bus mode, this pin functions as the read strobe output $(\overline{\text{RD}})$			
		P52	D		general purpose I/O port. In external bus mode, when the WRE EPCR register is set to "1", this pin functions as the $\overline{\text{WRL}}$ pin.			
72	70	WRL	(CMOS)	S) In external bus mode, this pin functions as the lower data write strobe output (WRL) pin. When the WRE bit in the EPCR register is set to "0" this pin functions as a general purpose I/O port.				
		P53	D	width, wh	general purpose I/O port. In external bus mode with 16-bit bus en the WRE bit in the EPCR register is set to "1", this pin as the WRH pin.			
73	71	WRH	(CMOS)	In external bus mode with 16-bit bus width, this pin functions as the upper data write strobe output (WRH) pin. When the WRE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				

	Pin	No.		I/O	
	QFP*1	LQFP*2 Pin name circuit type*3			Function
www.da	<del>100ncct4u</del> 74		P54	D	This is a general purpose I/O port. In external bus mode, when the HDE bit in the EPCR register is set to "1", this pin functions as the HRQ pin.
	74	12	HRQ	(CMOS)	In external bus mode, this pin functions as the hold request input (HRQ) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.
	75	73	P55	D	This is a general purpose I/O port. In external bus mode, when the HDE bit in the EPCR register is set to "1", this pin functions as the $\overline{HAK}$ pin.
	75	73	HAK	(CMOS)	In external bus mode, this pin functions as the hold acknowledge output ( $\overline{HAK}$ ) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.
	76	74	P56	D	This is a general purpose I/O port. In external bus mode, when the RYE bit in the EPCR register is set to "1", this pin functions as the RDY pin.
	76	74	RDY	(CMOS)	In external bus mode, this pin functions as the external ready (RDY) input pin. When the RYE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.
	78	76	P57	D	This is a general purpose I/O port. In external bus mode, when the CKE bit in the EPCR register is set to "1", this pin functions as the CLK pin.
	70	70	CLK	(CMOS)	In external bus mode, this pin functions as the machine cycle clock (CLK) output pin. When the CKE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.
	38 to	36 to 39	P60 to P63	Н	These are general purpose I/O ports.
	41	30 10 39	AN0 to AN3	(CMOS)	These are the analog input pins for A/D converter.
	43 to	41 to 44	P64 to P67	Н	These are general purpose I/O ports.
	46	41 10 44	AN4 to AN7	(CMOS)	These are the analog input pins for A/D converter.
	27	25	P70	G	This is a general purpose I/O port.
	21	25	SIN0	(CMOS/H)	This is the UART serial data input pin.
	28	26	P71	F	This is a general purpose I/O port.
	20	20	SOT0	(CMOS)	This is the UART serial data output pin.
	29	27	P72	G	This is a general purpose I/O port.
	29	27	SCK0	(CMOS/H)	This is the UART serial communication clock I/O pin.
	30	28	P73	G	This is a general purpose I/O port.
		20	TIN0	(CMOS/H)	This is the 16-bit reload timer event input pin.
	31	29	P74	F	This is a general purpose I/O port.
		20	TOT0	(CMOS)	This is the 16-bit reload timer output pin.
					(Continued

		l/O Din nome		Pin No.			
	Function		circuit type* <sup>3</sup>	Pin name	LQFP*2	QFP*1	
	This is a general purpose I/O port.	MB90480 series	F (CMOS)	P75			
	This is a general purpose I/O port.	MB90485	G	P75	30	32	
	This is a PWC input pin.	series	(CMOS/H)	PWC2*4			
	This is a general purpose I/O port.	MB90480 series	F (CMOS)	P76			
	This is a general purpose I/O port.			P76	31	33	
	Serves as the I <sup>2</sup> C interface data I/O pin. During tion of the I <sup>2</sup> C interface, leave the port output in impedance state.	MB90485 series			0.		
	This is a general purpose I/O port.	MB90480 series	F (CMOS)	P77			
	This is a general purpose I/O port.			P77	32	34	
	Serves as the I <sup>2</sup> C interface data I/O pin. During tion of the I <sup>2</sup> C interface, leave the port output in impedance state.	MB90485 series	(NMOS/H)	SDA*4 (			
	e general purpose I/O ports.	E	P80, P81	45 46	47 40		
	interrupt input pins.	External interrupt input pins.			43, 40	47, 40	
	These are general purpose I/O ports.			P82 to P87	50 to 55	52 to 57	
	interrupt input pins.	External	(CMOS/H)	IRQ2 to IRQ7	50 10 55	52 10 57	
	general purpose I/O port.	This is a	_	P90			
	d I/O serial interface data input pin.		SIN1	56	58		
	ect 0.	Chip sele	· · · ·	CS0			
	general purpose I/O port.	This is a		P91			
	d I/O serial interface data output pin.	Extended	(CMOS)	SOT1	57	59	
	ect 1.	Chip sele	, , ,	CS1			
	general purpose I/O port.	This is a	-	P92			
	d I/O serial interface clock input/output pin.	Extended	CMOS/H)	SCK1	58	60	
	ect 2.	Chip sele		CS2			
	general purpose I/O port.	This is a		P93			
ne external	When the free run timer is in use, this pin functions as the external clock input pin.			FRCK	59	61	
ne external	When the A/D converter is in use, this pin functions as the external trigger input pin.			ADTG	00		
	ect 3.	Chip sele		CS3			
	general purpose I/O port.	This is a	D	P94	60	62	
(Continued)	er output pin.	PPG time	(CMOS)	PPG4	00	<u> </u>	
	e general purpose I/O ports. interrupt input pins. general purpose I/O port. d I/O serial interface data input pin. ect 0. general purpose I/O port. d I/O serial interface data output pin. ect 1. general purpose I/O port. d I/O serial interface clock input/output pin. ect 2. general purpose I/O port. e free run timer is in use, this pin functions as t ut pin. ect 3. general purpose I/O port. er output pin.	These an External This is a Extended This is a Extended Chip sele This is a Extended Chip sele This is a When the clock inpu When the trigger in Chip sele This is a	(CMOS/H) E (CMOS/H) CMOS/H) CMOS) E (CMOS/H) E (CMOS/H)	IRQ2 to IRQ7         P90         SIN1         CS0         P91         SOT1         CS1         P92         SCK1         CS2         P93         FRCK         ADTG         CS3         P94	57	59	

(Continued)

	Pin	No.		I/O		<b>_</b>			
	QFP*1	LQFP*2	Pin name circuit type*3		Function				
ww.da <del>ta</del>	63	61	P95	D	This is a	general purpose I/O port.			
	PP		PPG5	(CMOS)	PPG time	er output pin.			
	64	62	P96	Е	This is a	general purpose I/O port.			
	04	02	IN0	(CMOS/H)	Input cap	ture ch.0 trigger input pin.			
	65	63	P97	Е	This is a	general purpose I/O port.			
	05	03	IN1	(CMOS/H)	Input cap	ture ch.1 trigger input pin.			
6	66 to 69	64 to 67	PA0 to PA3	D	These are	e general purpose I/O ports.			
	50 10 09	04 10 07	OUT0 to OUT3	(CMOS)	Output co	ompare event output pins.			
	35	33	AVcc	—	A/D conv	erter analog power supply input pin.			
	36	34	AVRH	—	A/D conv	erter reference voltage input pin.			
	37	35	AVss		A/D conv	erter GND pin.			
4	49 to 51	47 to 49	MD0 to MD2	J (CMOS/H)	Operating	g mode selection input pins.			
	84	82	Vcc3		$3.3 V \pm 0.0$	.3 V power supply pins (V $cc$ 3) .			
					MB90480 series	$3.3~V\pm0.3~V$ power supply pin. Usually, use $V_{CC}$ = $V_{CC}3$ = $V_{CC}5$ as a 3 V power supply			
	23	21	Vcc5	_	MB90485 series	3 V/5 V power supply pin. 5 V power supply pin when P20 to P27, P30 to P37 P40 to P47, P70 to P77 are used as 5 V I/F pins. Usually, use $Vcc = Vcc3 = Vcc5$ as a 3 V power supply (when the 3 V power supply is used alone).			
	11, 42, 81	9, 40, 79	Vss	_	GND pins.				


\*1 : QFP : FPT-100P-M06

\*2 : LQFP : FPT-100P-M05

\*3 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPES".


\*4 : As for MB90V485B, input pins become CMOS input.

## ■ I/O CIRCUIT TYPES



(Continued)

www.DataSheet4U.com



www.DataSheet4U.com

## HANDLING DEVICES

### 1. Be careful never to exceed maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or lower than Vss are www.datashapplied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between Vcc and Vss pins exceeds the rated voltage level.

When latch-up occurs, the power supply current increases rapidly causing the possibility of thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc and AVRH) and analog input voltages do not exceed the digital power supply (Vcc).

### 2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k $\Omega$ . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

### 3. Treatment of Power Supply Pins (Vcc/Vss)

When multiple V<sub>cc</sub>/V<sub>ss</sub> pins are present, device design considerations for prevention of latch-up and unwanted electromagnetic interference, abnormal strobe signal operation due to ground level rise, and conformity with total output current ratings require that all power supply pins must be externally connected to power supply or ground.

Consideration should be given to connecting power supply sources to the V<sub>cc</sub>/V<sub>ss</sub> pins of this device with as low impedance as possible. It is also recommended that a bypass capacitor of approximately 0.1  $\mu$ F be placed between the V<sub>cc</sub> and V<sub>ss</sub> lines as close to this device as possible.

### 4. Crystal Oscillator Circuits

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit board artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

### 5. Precautions when turning the power supply on

In order to prevent abnormal operation in the chip's internal step-down circuits, a voltage rise time during poweron of 50  $\mu$ s (0.2 V to 2.7 V) or greater should be assured.

### 6. Supply Voltage Stabilization

Even within the operating range of V<sub>cc</sub> supply voltage, rapid voltage fluctuations may cause abnormal operation. As a standard for power supply voltage stability, it is recommended that the peak-to-peak V<sub>cc</sub> ripple voltage at commercial supply frequency (50 MHz to 60 MHz) be 10 % or less of V<sub>cc</sub>, and that the transient voltage fluctuation be no more than 0.1 V/ms or less when the power supply is turned on or off.

#### 7. Proper power-on/off sequence

The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be turned on after the digital power supply (Vcc) is turned on. The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be shut off before the digital power supply (Vcc) is shut off. Care should be taken that AVRH does not exceed AVcc. Even when pins used as analog input pins are doubled as input ports, be sure that the input voltage does not exceed AVcc.

### 8. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections  $AV_{CC} = AVRH = V_{CC}$ , and  $AV_{SS} = V_{SS}$ .

www.datasheet4u.com


#### 9. Notes on Using Power Supply

Only the MB90485 series usually uses a 3 V power supply. By setting  $V_{CC}3 = 3$  V power supply and  $V_{CC}5 = 5$  V power supply, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 can be interfaced as 5 V power supplies separately from the main 3 V power supply. Note that the analog power supplies (such as AV<sub>CC</sub> and AV<sub>ss</sub>) for the A/D converter can be used only as 3 V power supplies.

### 10. Notes on Using External Clock

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



### 11. Treatment of NC pins

NC (internally connected) pins should always be left open.

#### 12. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operation if such failure occurs.


### 13. When the MB90480/485 series microcontroller is used as a single system

When the MB90480/485 series microcontroller is used as a single system, use connections so the  $XOA = V_{SS}$ , and X1A = Open.

#### 14. Writing to Flash memory


For writing to Flash memory, always ensure that the operating voltage Vcc is between 3.0 V and 3.6 V.

## BLOCK DIAGRAM



## MEMORY MAP

#### • MB90F481/F482/487B/488B/483C/F488B/V480/V485B/F489B



Model	Address #1	Address #2	Address #3
MB90F481	FC0000H *1		001100н
MB90F482	<b>FC0000</b> н		001900н
MB90487B	<b>FD0000</b> н		002900н
MB90488B	<b>FC0000</b> н	— 004000н or 008000н, — selected by the MS bit in	002900н
MB90F488B	<b>FC0000</b> н	the ROMM register	002900н
MB90V480	(FC0000H)		004000н
MB90V485B	(FC0000н)		004000н
MB90483C	FB0000H*4		004000н
MB90F489B	<b>F90000</b> н *2	0080000н fixed	006100н* <sup>3</sup>


\*1 : No memory cells from FC0000<sub>H</sub> to FC7FFF<sub>H</sub> and FE0000<sub>H</sub> to FE7FFF<sub>H</sub>.

The upper part of the 00 bank is set up to mirror the image of FF bank ROM, to enable efficient use of small model C compilers. Because the lower 16-bit address of the FF bank and the lower 16-bit address of the 00 bank are the same, enabling reference to tables in ROM without using the for specification in the pointer declaration.


For example, in accessing address  $00C000_{H}$  it is actually the contents of ROM at FFC000\_{H} that are accessed. If the MS bit in the ROMM register is set to "0", the ROM area in the FF bank will exceed 48 Kbytes and it is not possible to reflect the entire area in the image in the 00 bank. Therefore the image from FF4000\_{H} to FFFFF\_H is reflected in the 00 bank and the area from FF0000\_{H} to FF3FFF\_{H} can be seen in the FF bank only.

- \*2 : In MB90F489B, there is no access to F8 bank and FC bank on the single-chip mode or the internal-ROM external-bus mode.
- www.da\*3<sup>th</sup> Because installed-RAM area is larger than MB90V485B, MB90F489B should execute emulation in an area that is larger than 004000<sub>H</sub> by the emulation memory area setting on the tool side.
  - \*4 : In MB90483C, there is no access to F8 bank to FA bank and FC bank on the single-chip mode or the internal-ROM external-bus mode.

#### • MB90F489B




#### • MB90483C




## ■ F<sup>2</sup>MC-16L CPU PROGRAMMING MODEL

#### •Dedicated registers


W



#### •General purpose registers



#### •Processor status



## ■ I/O MAP

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
atash <b>00</b> 14u.co	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB (MB90480 series 11XXXXXB
					(MB90485 series
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	XXXXB
0Вн	Up/down timer input enable register	UDRE	R/W	Up/down timer input control	ХХ00000в
0Сн	Interrupt/DTP enable register	ENIR	R/W		0000000в
0Dн	Interrupt/DTP source register	EIRR	R/W	DTP/external interrupts	XXXXXXXXB
0Ен	Request level setting register	ELVR	R/W	DTP/external interrupts	0000000в
0 <b>F</b> н	Request level setting register		R/W		0000000в
<b>10</b> н	Port 0 direction register	DDR0	R/W	Port 0	0000000в
<b>11</b> н	Port 1 direction register	DDR1	R/W	Port 1	0000000в
<b>12</b> н	Port 2 direction register	DDR2	R/W	Port 2	0000000в
<b>13</b> ⊦	Port 3 direction register	DDR3	R/W	Port 3	0000000в
<b>14</b> H	Port 4 direction register	DDR4	R/W	Port 4	0000000в
<b>15</b> н	Port 5 direction register	DDR5	R/W	Port 5	0000000в
<b>16</b> н	Port 6 direction register	DDR6	R/W	Port 6	0000000в
<b>17</b> н	Port 7 direction register	DDR7	R/W	Port 7	00000000в (MB90480 serie XX000000в
		2222	<b>—</b>	<b>D</b> : 0	(MB90485 serie
18⊦ 18	Port 8 direction register	DDR8	R/W	Port 8	0000000B
<b>19</b> н	Port 9 direction register	DDR9	R/W	Port 9	0000000в
<b>1А</b> н	Port A direction register	DDRA	R/W	Port A	0000в
1B⊦	Port 4 output pin register	ODR4	(Open-drain cor		0000000в
1Cн	Port 0 input resistance register	RDR0	R/W	Port 0 (resistance control)	0000000в
1Dн	Port 1 input resistance register	RDR1	R/W	Port 1 (resistance control)	0000000в
1Ен	Port 7 output pin register	ODR7	R/W	Port 7 (Open-drain control)	00000000в (MB90480 serie XX000000в
					(MB90485 serie
1Fн	Analog input enable register	ADER	R/W	Port 6, A/D	<u>`</u> 11111111в

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value				
20н	Serial mode register	SMR	R/W		00000X00 <sub>B</sub>				
tash <b>2e</b> thu.co	Serial control register	SCR	W, R/W	UART	00000100в				
22н	Serial input/output register	SIDR/SODR	R/W	UARI	XXXXXXXX				
23н	Serial status register	SSR	R, R/W		00001000в				
24н		(Reserved a	area)		ı				
25н	Communication prescaler control register	CDCR	R/W	Communication prescaler (UART)	000000в				
26н	Carial mode control status register 0	SMCSO			0000в				
27н	Serial mode control status register 0	SMCS0	R/W	SIO1 (ch.0)	0000010в				
<b>28</b> н	Serial data register 0	SDR0	R/W		XXXXXXXX				
29н	Communication prescaler control register 0	SDCR0	R/W	Communication prescaler SIO1 (ch.0)	00000в				
2Ан	Parial mode control status register 1	SMCS1	R/W	SIO1 (ch.0) SIO2 (ch.1)	0000в				
2Вн	Serial mode control status register 1	5101051	H/ VV	SIO2 (ch.1)	0000010в				
2Сн	Serial data register 1	SDR1	R/W		XXXXXXXX				
2Dн	Communication prescaler control register 1	SDCR1	R/W	Communication prescaler SIO2 (ch.1)	00000в				
<b>2Е</b> н	Reload register L (ch.0)	PPLL0	R/W		XXXXXXXX				
2 <b>F</b> н	Reload register H (ch.0)	PPLH0	R/W	-	XXXXXXXX				
30н	Reload register L (ch.1)	PPLL1	R/W		XXXXXXXX				
<b>31</b> н	Reload resister H (ch.1)	PPLH1	R/W		XXXXXXXX				
32н	Reload register L (ch.2)	PPLL2	R/W		XXXXXXXX				
33н	Reload register H (ch.2)	PPLH2	R/W		XXXXXXXX				
34н	Reload register L (ch.3)	PPLL3	R/W		XXXXXXXX				
35н	Reload register H (ch.3)	PPLH3	R/W		XXXXXXXX				
36н	Reload register L (ch.4)	PPLL4	R/W	8/16-bit PPG	XXXXXXXX				
37н	Reload register H (ch.4)	PPLH4	R/W	(ch.0 to ch.5)	XXXXXXXX				
<b>38</b> н	Reload register L (ch.5)	PPLL5	R/W		XXXXXXXX				
<b>39</b> н	Reload register H (ch.5)	PPLH5	R/W		XXXXXXXX				
<b>ЗА</b> н	PPG0 operating mode control register	PPGC0	R/W		0X000XX1				
3Вн	PPG1 operating mode control register	PPGC1	R/W		0X00001				
3Сн	PPG2 operating mode control register	PPGC2	R/W		0X000XX1				
3Dн	PPG3 operating mode control register	PPGC3	R/W		0X00001				
3Ен	PPG4 operating mode control register	PPGC4	R/W		0X000XX1				
3Fн	PPG5 operating mode control register	PPGC5	R/W		0X000001				
<b>40</b> H	PPG0, PPG1 output control register	PPG01	R/W	8/16-bit PPG	0000000B				
<b>41</b> н		(Reserved a	irea)	1					
42н	PPG2, PPG3 output control register	PPG23	R/W	8/16-bit PPG	0000000в				
43н	-	(Reserved area)							

Address	Register name	Abbre- viated register name	Read/ Write	Resource name	Initial value
/w.da <mark>tashe<b>44</b>14</mark> 1.c	PPG4, PPG5 output control register	PPG45	R/W	8/16-bit PPG	0000000в
<b>45</b> н	(F	leserved a	area)		
<b>46</b> н	Control status register	ADCS1	R/W		0000000в
47н		ADCS2	W, R/W	A/D converter	0000000в
<b>48</b> н	Data register	ADCR1	R	A/D converter	XXXXXXXXB
<b>49</b> н	– Data register	ADCR2	W, R		00000XXX <sub>B</sub>
<b>4А</b> н	Output compare register (ch.0) lower digits	000000			0000000в
<b>4</b> Вн	Output compare register (ch.0) upper digits	OCCP0	R/W		0000000в
4Сн	Output compare register (ch.1) lower digits	00001			0000000в
4Dн	Output compare register (ch.1) upper digits	OCCP1	R/W		0000000в
4Eн	Output compare register (ch.2) lower digits	00000			0000000в
<b>4</b> Fн	Output compare register (ch.2) upper digits	OCCP2	R/W		0000000в
50н	Output compare register (ch.3) lower digits	OCCP3	R/W		0000000в
<b>51</b> н	Output compare register (ch.3) upper digits		m/ vv	16-bit	0000000в
52н	Output compare register (ch.4) lower digits	OCCP4	R/W	input/output	0000000в
53н	Output compare register (ch.4) upper digits		m/ vv	timer output compare	0000000в
54н	Output compare register (ch.5) lower digits		R/W	(ch.0 to ch.5)	0000000в
55н	Output compare register (ch.5) upper digits	OCCP5	H/ VV		0000000в
56н	Output control register (ch.0)	OCS0	R/W		000000в
57н	Output control register (ch.1)	OCS1	R/W		00000в
<b>58</b> н	Output control register (ch.2)	OCS2	R/W		000000в
59н	Output control register (ch.3)	OCS3	R/W		00000в
5Ан	Output control register (ch.4)	OCS4	R/W		000000в
<b>5В</b> н	Output control register (ch.5)	OCS5	R/W		00000в
<b>5С</b> н	Input capture data register (ch.0) lower digits	IPCP0	R		XXXXXXXX
5Dн	Input capture data register (ch.0) upper digits		R	16-bit input/output	XXXXXXXX
5Eн	Input capture data register (ch.1) lower digits	IPCP1	R	timer input capture	XXXXXXXXB
5Fн	Input capture data register (ch.1) upper digits		R	(ch.0, ch.1)	XXXXXXXX
60н	Input capture control status register	ICS01	R/W		0000000в
61н	(F	leserved a	area)	ı	

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
62н	Timer counter data register lower digits	TCDT	R/W		0000000в
tash 634u.co	Timer counter data register upper digits	TCDT	R/W		0000000в
64н	Timer control status register	TCCS	R/W	16-bit input/output	0000000E
65н	Timer control status register	TCCS	R/W	timer free run timer	000000в
66н	Compare clear register lower digits	CPCLR	R/W		XXXXXXXX
67н	Compare clear register upper digits	OF OLIV	11/ V V		XXXXXXXX
<b>68</b> н	Up/down count register (ch.0)	UDCR0	R		0000000E
<b>69</b> н	Up/down count register (ch.1)	UDCR1	R		0000000E
6Ан	Reload/compare register (ch.0)	RCR0	W		0000000
6Вн	Reload/compare register (ch.1)	RCR1	W	8/16-bit up/down	0000000
6Cн	Counter control register (ch.0) lower digits	CCRL0	W, R/W		0X00X000
6Dн	Counter control register (ch.0) upper digits	CCRH0	R/W		0000000
6Ен		(Reserved	area)		
6Fн	ROM mirror function select register	ROMM	R/W	ROM mirroring function	+1в
70н	Counter control register (ch.1) lower digits	CCRL1	W, R/W		0X00X000
71н	Counter control register (ch.1) upper digits	CCRH1	R/W	8/16-bit up/down	-0000000
72н	Counter status register (ch.0)	CSR0	R, R/W		0000000
73н		(Reserved	area)		
74н	Counter status register (ch.1)	CSR1	R, R/W	8/16-bit UDC	0000000
75н		(Reserved	area)		
76н*	PWC control/status register	PWCSR0	R, R/W		0000000
77н*		1 000010	11, 11/ VV	PWC (ch.0)	000000X
<b>78</b> н*	PWC data buffer register	PWCR0	R/W		0000000
<b>79</b> н*	i we data buller register		11/ V V		0000000
7Ан*	PWC control/status register	PWCSR1	R, R/W		0000000
7Вн*	F WC control/status register	FWCShi	п, п/ vv	PWC (ch.1)	000000X
7Сн*	PWC data buffer register	PWCR1	R/W		0000000
7Dн*	PWC data buller register	PWCRI	H/ VV		0000000
7Ен*	DWC control/status register	PWCSR2			0000000
7 <b>F</b> н*	PWC control/status register		R, R/W	DINC (ab 0)	0000000X
<b>80</b> н*	PWC data buffer register	PWCR2	R/W	PWC (ch.2)	0000000
<b>81</b> н*	PWC data buffer register	F WURZ	U/ / V		0000000
<b>82</b> н*	Dividing ratio control register	DIVR0	R/W	PWC (ch.0)	00в
83н		(Reserved	area)	ıI	
84 <sub>H</sub> *	Dividing ratio control register	DIVR1	R/W	PWC (ch.1)	00в
85н		(Reserved	area)	· · ·	
86 <sup>+</sup> *	Dividing ratio control register	DIVR2	R/W	PWC (ch.2)	00в
87н		(Reserved	aroa)	· · · · ·	

	Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
	88 <sub>H</sub> *	Bus status register	IBSR	R		0000000в
www.da	t <del>asheet4u.con</del> 89н*	Bus control register	IBCR	R/W		0000000в
	8 <b>А</b> н*	Clock control register	ICCR	R/W	I²C	OXXXXXB
	8Bн*	Address register	IADR	R/W		-XXXXXXXB
	8Сн*	Data register	IDAR	R/W		XXXXXXXXB
	8Dн		(Reserved	area)		
	8Eн*	μPG control status register	PGCSR	R/W	μPG	00000в
	8Fн to 9Bн		(Disable	d)		
	9Сн	µDMAC status register lower digits	DSRL	R/W	μDMAC	0000000в
	9Dн	μDMAC status register upper digits	DSRH	R/W	μDMAC	0000000в
	9Ен	Program address detection control status resister	PACSR	R/W	Address match detection function	0000000в
	9Fн	Delayed interrupt source general/ cancel register	DIRR	R/W	Delayed interrupt generator module	Ов
	А0н	Low-power consumption mode control register	LPMCR	W, R/W	Low-power consumption	00011000в
	А1н	Clock select register	CKSCR R, R/W		Low-power consumption	11111100в
	А2н, А3н		(Reserved	area)		
	А4н	μDMAC stop status register	DSSR	R/W	μDMAC	0000000в
	А5н	Automatic ready function select register	ARSR	W	External pins	001100в
	А6н	External address output control register	HACR	W	External pins	******B
	А7н	Bus control signal select register	EPCR	W	External pins	<b>1000*10 -</b> в
	<b>А8</b> н	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>
	А9н	Timebase timer control register	TBTC	W, R/W	Timebase timer	1XX00100в
	ААн	Watch timer control register	WTC R, R/W		Watch timer	10001000в
	АВн		(Reserved	area)		
	АСн	$\mu DMAC$ enable register lower digits	DERL	R/W	μDMAC	0000000в
	ADн	$\mu DMAC$ enable register upper digits	DERH	R/W	μDMAC	0000000в
	AEн	Flash memory control status register	FMCS	W, R/W	Flash memory interface	000X0000B
	AFн		(Disable	d)		
	В0н	Interrupt control register 00	ICR00	W, R/W		XXXX0111в
	В1н	Interrupt control register 01	ICR01	W, R/W		XXXX0111в
	В2н	Interrupt control register 02	ICR02	W, R/W		XXXX0111 <sub>в</sub>
	ВЗн	Interrupt control register 03	ICR03	W, R/W		XXXX0111 <sub>B</sub>
	В4н	Interrupt control register 04	ICR04	W, R/W	Interrupt controller	XXXX0111 <sub>B</sub>
	В5н	Interrupt control register 05	ICR05	W, R/W		XXXX0111 <sub>B</sub>
	В6н	Interrupt control register 06	ICR06	W, R/W		XXXX0111 <sub>B</sub>
	В7н	Interrupt control register 07	ICR07	W, R/W		XXXX0111 <sub>B</sub>
	<b>В8</b> н	Interrupt control register 08	ICR08	W, R/W	1	XXXX0111 <sub>B</sub>

(Continued)

www.DataSheet4U.com

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
latashe <b>B9н</b> i.com	Interrupt control register 09	ICR09	W, R/W		XXXX0111 <sub>B</sub>
ВАн	Interrupt control register 10	ICR10	W, R/W		XXXX0111 <sub>B</sub>
ВВн	Interrupt control register 11	ICR11	W, R/W		XXXX0111 <sub>B</sub>
ВСн	Interrupt control register 12	ICR12	W, R/W	Interrupt controller	XXXX0111
BDн	Interrupt control register 13	ICR13	W, R/W		XXXX0111
ВЕн	Interrupt control register 14	ICR14	W, R/W		XXXX0111
BFн	Interrupt control register 15	ICR15	W, R/W		XXXX0111
С0н	Chip select area mask register 0	CMR0	R/W		00001111в
С1н	Chip select area register 0	CAR0	R/W		11111111в
С2н	Chip select area mask register 1	CMR1	R/W		00001111в
С3н	Chip select area register 1	CAR1	R/W		11111111в
С4н	Chip select area mask register 2	CMR2	R/W	Chip select	00001111в
С5н	Chip select area register 2	CAR2	R/W	function	11111111в
С6н	Chip select area mask register 3	CMR3	R/W		00001111в
С7н	Chip select area register 3	CAR3	R/W		11111111в
С8н	Chip select control register	CSCR	R/W		000*в
С9н	Chip select active level register	CALR	R/W		0000в
САн		TMCSD	<b>D</b> 444		0000000в
СВн	Timer control status register	TMCSR	R/W		0000в
ССн	16-bit timer register/		<b>D</b> 444	16-bit reload timer	
СDн	16-bit reload register	TMR/TMRLR	R/W		XXXXXXXX
СЕн		(Reserved	I I		
CFн	PLL output control register	PLLOS	W	Low-power consumption	Х0в
D0H to FFH		(External	area)		
100н to #н		(RAM a	rea)		
1FF0н	Program address detection register 0 (Low order address)				
1FF1н	Program address detection register 0 (Middle order address)	PADR0	R/W	Address match detection function	XXXXXXXX
1FF2н	Program address detection register 0 (High order address)				
1FF3⊦	Program address detection register 1 (Low order address)				
1FF4⊦	Program address detection register 1 (Middle order address)	PADR1	R/W	Address match detection function	xxxxxxx
1FF5н	Program address detection register 1 (High order address)				

\* : These registers are only for MB90485 series.

They are used as the reserved area on MB90480 series.

(Continued) Descriptions for read/write R/W : Readable and writable R : Read only www.datWheet4tuWrite only

Descriptions for initial value

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is not used.
- \* : The initial value of this bit is "1" or "0".
  - The value depends on the mode pin (MD2, MD1 and MD0) .
- + : The initial value of this bit is "1" or "0". The value depends on the RAM area of device.

## ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

	Clear of	μΟΜΑΟ	Interru	pt vector	Interrupt control registe		
Interrupt source asheet4u.com	El²OS	channel number	Number	Address	Number	Address	
Reset	×		#08	FFFFDC <sub>H</sub>	—	—	
INT9 instruction	×		#09	FFFFD8H			
Exception	×		#10	FFFFD4н			
INT0 (IRQ0)	0	0	#11	FFFFD0H		0000B0	
INT1 (IRQ1)	0	×	#12	<b>FFFFCC</b> H	ICR00	000060	
INT2 (IRQ2)	0	×	#13	FFFFC8H		0000B1	
INT3 (IRQ3)	0	×	#14	FFFFC4H	ICR01	000061	
INT4 (IRQ4)	0	×	#15	FFFFC0H	ICR02	000000	
INT5 (IRQ5)	0	×	#16	<b>FFFFBC</b> H	10802	0000B2	
INT6 (IRQ6)	0	×	#17	FFFFB8н		0000002	
INT7 (IRQ7)	0	×	#18	FFFFB4н	ICR03	0000B3	
PWC1 (MB90485 series only)	0	×	#19	FFFFB0H		0000B4	
PWC2 (MB90485 series only)	0	×	#20	<b>FFFFAC</b> H	ICR04	000084	
PWC0 (MB90485 series only)	0	1	#21	FFFFA8 <sub>H</sub>	ICR05	00000	
PPG0/PPG1 counter borrow	×	×	#22	FFFFA4H	10805	0000B5	
PPG2/PPG3 counter borrow	×	×	#23	FFFFA0H	ICR06	000000	
PPG4/PPG5 counter borrow	×	×	#24	FFFF9Cн	ICHUD	0000B6	
8/16-bit up/down counter/ timer (ch.0, ch.1) compare/ underflow/overflow/up/down inversion	0	×	#25	FFFF98⊦	ICR07	0000B7	
Input capture (ch.0) load	0	5	#26	FFFF94⊦			
Input capture (ch.1) load	0	6	#27	FFFF90⊦		000000	
Output compare (ch.0) match	0	8	#28	FFFF8C <sub>H</sub>	ICR08	0000B8	
Output compare (ch.1) match	0	9	#29	FFFF88⊦		0000000	
Output compare (ch.2) match	0	10	#30	FFFF84⊦	ICR09	0000B9	
Output compare (ch.3) match	0	×	#31	FFFF80⊦			
Output compare (ch.4) match	0	×	#32	FFFF7C <sub>H</sub>	ICR10	0000BA	
Output compare (ch.5) match	0	×	#33	FFFF78⊦	ICR11	0000BE	
UART sending completed	0	11	#34	FFFF74н		UUUUBE	
16-bit free run timer overflow, 16-bit reload timer underflow*2	0	12	#35	FFFF70⊦	ICR12	0000BC	
UART receiving completed	O	7	#36	FFFF6CH			
SIO1 (ch.0)	0	13	#37	FFFF68н		000000	
SIO2 (ch.1)	0	14	#38	FFFF64H	ICR13	0000BD	

(Continued)

		Clear of	μΟΜΑΟ	Interru	pt vector	Interrupt control register		
	Interrupt source	El <sup>2</sup> OS	channel number	Number	Address	Number	Address	
www.da	I <sup>2</sup> C interface (MB90485 series only)	×	×	#39	FFFF60H	ICR14	0000BEн	
	A/D conversion	0	15	#40	FFFF5CH			
	Flash write/erase, timebase timer, watch timer *1	×	×	#41	FFFF58H	ICR15	0000BF⊦	
	Delay interrupt generator module	×	×	#42	FFFF54 <sub>H</sub>	ICHID	UUUUBFH	

 $\times$  : Interrupt request flag is not cleared by the interrupt clear signal.

 $\bigcirc$  : Interrupt request flag is cleared by the interrupt clear signal.

 $\odot$  : Interrupt request flag is cleared by the interrupt clear signal (stop request present) .

- \*1: The Flash write/erase, timebase timer, and watch timer cannot be used at the same time.
- \*2 : When the 16-bit reload timer underflow interrupt is changed from enable (TMCSR : INTE = 1) to disable (TMCSR : INTE = 0), disable the interrupt in the interrupt control register (ICR12 : IL2 to 0 : 111B), then set the INTE bit to 0.
- Note : If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request flags at the El<sup>2</sup>OS/ $\mu$ DMAC interrupt clear signal. Therefore if either of the two sources uses the El<sup>2</sup>OS/ $\mu$ DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corresponding resource should be set to "0" and interrupt requests from that resource should be handled by software polling.

## PERIPHERAL RESOURCES

### 1. I/O Ports

The I/O ports perform the functions of either sending data from the CPU to the I/O pins, or loading information www.datastfrom.the I/O into the CPU, according to the setting of the corresponding port data register (PDR). The input/ output direction of each I/O pin can be set in individual bit units by the port direction register (DDR) for each I/ O port.

The MB90480/485 series has 84 input/output pins. The I/O ports are port 0 through port A.

#### (1) Port Data Registers

PDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000000H	P07	P06	P05	P04	P03	P02	P01	P00	Undefined	R/W*1
PDR1	7	6	5	4	3	2	1	0		
Address : 000001н	P17	P16	P15	P14	P13	P12	P11	P10	Undefined	R/W*1
PDR2	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	Undefined	R/W*1
PDR3	7	6	5	4	3	2	1	0		
Address : 000003н	P37	P36	P35	P34	P33	P32	P31	P30	Undefined	R/W*1
PDR4	7	6	5	4	3	2	1	0		
Address : 000004н	P47	P46	P45	P44	P43	P42	P41	P40	Undefined	R/W*1
PDR5	7	6	5	4	3	2	1	0		
Address : 000005н	P57	P56	P55	P54	P53	P52	P51	P50	Undefined	R/W*1
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	Undefined	R/W*1
PDR7	7	6	5	4	3	2	1	0		
Address : 000007н	P77	P76	P75	P74	P73	P72	P71	P70	Undefined*2	R/W*1
PDR8	7	6	5	4	3	2	1	0		
Address : 000008H	P87	P86	P85	P84	P83	P82	P81	P80	Undefined	R/W*1
PDR9	7	6	5	4	3	2	1	0		
Address : 000009н	P97	P96	P95	P94	P93	P92	P91	P90	Undefined	R/W*1
PDRA	7	6	5	4	3	2	1	0		
Address : 00000AH	_	_	_	_	PA3	PA2	PA1	PA0	Undefined	R/W*1

\*1: The R/W indication for I/O ports is somewhat different than R/W access to memory, and involves the following operations.

• Input mode

Read : Reads the corresponding signal pin level.

Write : Writes to the output latch.

Output mode

Read : Reads the value from the data register latch.

Write : Outputs the value to the corresponding signal pin.

\*2: The initial value of this bit is "11XXXXXXB" on MB90485 series.

### (2) Port Direction Registers

DDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000010н	, D07	D06	D05	- D04	D03	D02	D01	D00	0000000в	R/W
datasheet4u.com DDR1	-			_						
	7	6	5	4	3	2	1	0	0000000	
Address : 000011 <sub>H</sub>	D17	D16	D15	D14	D13	D12	D11	D10	0000000в	R/W
DDR2	7	6	5	4	3	2	1	0		
Address : 000012H	D27	D26	D25	D24	D23	D22	D21	D20	0000000в	R/W
DDR3	7	6	5	4	3	2	1	0		
Address : 000013 <sub>H</sub>	D37	D36	D35	D34	D33	D32	D31	D30	0000000в	R/W
DDR4	7	6	5	4	3	2	1	0		
Address : 000014 <sub>H</sub>	D47	D46	D45	D44	D43	 D42	D41	D40	0000000в	R/W
DDR5	7	6	5	4	3	2	1	0		
Address : 000015 <sub>H</sub>	D57	D56	D55	D54	D53	D52	D51	D50	0000000в	R/W
DDR6	7	6	5	4	3	2	1	0		
Address : 000016 <sub>H</sub>	, D67	D66	D65	D64	D63	D62	D61	D60	0000000в	R/W
DDR7	7	6	5	4	3	2	1	0		
Address : 000017 <sub>H</sub>	D77* <sup>1</sup>	D76* <sup>1</sup>	D75	D74	D73	 D72	D71	D70	0000000B*2	R/W
DDR8	7	6	5	4	3	2	1	0		
Address : 000018 <sub>H</sub>	, D87	D86	D85	D84	D83	D82	D81	D80	0000000в	R/W
DDR9	7	6	5	4	3	2	1	0		
Address : 000019н	7 D97	D96	 D95	4 D94	D93	2 D92	D91	D90	0000000в	R/W
DDRA	7		F	<u> </u>						
Address : 00001AH	/	6	5	4	3 DA3	2 DA2	1 DA1	0 DA0	0000в	R/W

\*1 : The value is set to "-" on MB90485 series only.

\*2 : The initial value of this bit is "XX000000B" on MB90485 series only.

• When a set of pins is functioning as a port, the corresponding signal pins are controlled as follows.

0 : Input mode.

- 1 : Output mode. Reset to "0".
- Notes : When any of these registers are accessed using a read-modify-write type instruction (such as a bit set instruction), the bit specified in the instruction will be set to the indicated value. However, the contents of output registers corresponding to any other bits having input settings will be rewritten to the input values of those pins at that time.

For this reason, when changing any pin that has been used for input to output, first write the desired value to the PDR register before setting the DDR register for output.

 P76, P77 (MB90485 series only) This port has no DDR. To use P77 and P76 as I<sup>2</sup>C pins, set the PDR value to "1" so that port data remains enabled (to use P77 and P76 for general purposes, disable I<sup>2</sup>C). The port is an open drain output (with no P-ch).

To use it as an input port, therefore, set the PDR to "1" to turn off the output transistor and add a pull-up resistor to the external output.

#### (3) Port Input Resistance Registers

RDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000в	R/W
w.datashaat4u.com	7	6	5	4	3	2	1	0		
Address : 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000в	R/W

These registers control the use of pull-up resistance in input mode.

0 : No pull-up resistance in input mode.

1 : With pull-up resistance in input mode.

In output mode, these registers have no function (no pull-up resistance) . Input/output mode settings are controlled by the setting of port direction (DDR) registers.

In case of a stop (SPL = 1), no pull-up resistance is applied (high impedance). Using of this function is prohibited when an external bus is used. Do not write to these registers.

#### (4) Port Output Pin Registers

ODR7	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00001EH	OD77*1	OD76*1	OD75	OD74	OD73	OD72	OD71	OD70	0000000в*2	R/W
ODR4	7	6	5	4	3	2	1	0		
Address : 00001BH	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000в	R/W
1										

\*1 : The value is set to "-" on MB90485 series only.

\*2 : The initial value of this bit is "XX000000B" on MB90485 series only.

These registers control open drain settings in output mode.

0 : Standard output port functions in output mode.

1 : Open drain output port in output mode.

In input mode, these registers have no function (Hi-Z output). Input/output mode settings are controlled by the setting of port direction (DDR) registers. Using of this function is prohibited when an external bus is used. Do not write to these registers.

#### (5) Analog Input Enable Register

ADER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00001FH	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111в	R/W

This register controls the port 6 pins as follows.

0 : Port input/output mode.

1 : Analog input mode. The default value at reset is all "1".

#### (6) Up/down Timer Input Enable Register

UDER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00000BH			UDE5	UDE4	UDE3	UDE2	UDE1	UDE0	ХХ00000в	R/W

This register controls the port 3 pins as follows.

0 : Port input mode.


1 : Up/down timer input mode. The default value at reset is "0".

## 2. UART

The UART is a serial I/O port for asynchronous (start-stop synchronized) communication as well as CLK synchronized communication.

- www.datasheetfull@uplex double buffer
  - Transfer modes : asynchronous (start-stop synchronized) , or CLK synchronized (no start bit or stop bit) .
  - Multi-processor mode supported.
  - Embedded proprietary baud rate generator Asynchronous : 76923/38461/19230/9615/500 k/250 kbps CLK synchronized : 16 M/8 M/4 M/2 M/1 M/500 kbps
  - External clock setting available, allows use of any desired baud rate.
  - Can use internal clock feed from PPG1.
  - Data length : 7-bit (asynchronous normal mode only) or 8-bit.
  - Master/slave type communication functions (in multi-processor mode) .
  - Error detection functions (parity, framing, overrun)
  - Transfer signals are NRZ encoded.
  - µDMAC supported (for receiving/sending)

	15				8 7				0	
asheet4u.com			CDCR							
			SCR				SMR			
			SSR			SIDR (F	R)/SODR	(W)		
	-		8 bits —		• •		8 bits —		-	
Serial mode registe	r (SMR	)								
-		7	6	5	4	3	2	1	0	
0000	020н	MD1	MD0	CS2	CS1	CS0	Reserved	SCKE	SOE	
		R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W X	R/W 0	R/W 0	Initial value
Serial control regist	er (SCF	R)								
000	201	15	14	13	12	11	10	9	8	1
0000	J2TH	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	
		R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	W 1	R/W 0	R/W 0	Initial value
Serial I/O register (	SIDR/S	ODR)								
		7	6	5	4	3	2	1	0	
0000	)22н	D7	D6	D5	D4	D3	D2	D1	D0	
		R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	Initial value
Serial status registe	er (SSR	)								
0000	103''	15	14	13	12	11	10	9	8	1
0000	JZJH	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE	
		R 0	R 0	R 0	R 0	R 1	R/W 0	R/W 0	R/W 0	Initial value
Communication pre	scaler o	control r	egister (	(CDCR)						
0000	)25H	15	14	13	12	11	10	9	8	1
		MD	SRST			DIV3	DIV2	DIV1	DIV0	
		R/W 0	R/W 0	_	_	R/W 0	R/W 0	R/W 0	R/W 0	Initial value



### 3. Expanded I/O Serial Interface

The expanded I/O serial interface is an 8-bit × 1-channel serial I/O interface for clock synchronized data transfer. A selection of LSB-first or MSB-first data transfer is provided.


There are two serial I/O operation modes.

- Internal shift clock mode : Data transfer is synchronized with the internal clock signal.
- External shift clock mode : Data transfer is synchronized with a clock signal input from the external clock signal pin (SCK). In this mode the general-purpose port that shares the external clock signal pin (SCK) can be used for transfer according to CPU instructions.

	15	14	13	12	11	10	9	8	Initial value
Address : 000027н 00002Вн	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	0000010в
	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	
	7	6	5	4	3	2	1	0	
Address : 000026н 00002Ан	_	_	_		MODE	BDS	SOE	SCOE	0000в
	_			_	R/W	R/W	R/W	R/W	
Serial data register 0/1 (S	DR0, SE	DR1)							
	7	6	5	4	3	2	1	0	
Address : 000028н 00002Сн	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
00002011	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Communication prescale	r control	register	0/1 (SD	CR0, S	DCR1)				
	15	14	13	12	11	10	9	8	
Address : 000029н 00002Dн	MD				DIV3	DIV2	DIV1	DIV0	00000в
	R/W	_	_	_	R/W	R/W	R/W	R/W	

### (2) Block Diagram

www.datasheet4u.com



### 4. 8/10-bit A/D Converter

The A/D converter converts analog input voltage to digital values, and provides the following features.

- Conversion time : minimum 3.68 µs per channel
- www.datashee (92° machine cycles at 25 MHz machine clock, including sampling time)
  - Sampling time : minimum 1.92 μs per channel (48 machine cycles at 25 MHz machine clock)
  - RC sequential comparison conversion method, with sample & hold circuit.
  - 8-bit or 10-bit resolution
  - Analog input selection of 8 channels

Single conversion mode : Conversion from one selected channel.


Scan conversion mode : Conversion from multiple consecutive channels, programmable selection of up to 8 channels.

Continuous conversion mode : Repeated conversion of specified channels.

Stop conversion mode : Conversion from one channel followed by a pause until the next activation allows to synchronize with conversion start.

- At the end of A/D conversion, an A/D conversion completed interrupt request can be generated to the CPU. The interrupt can be used activate the μDMAC in order to transfer the results of A/D conversion to memory for efficient continuous processing.
- The starting factor conversion may be selected from software, external trigger (falling edge), or timer (rising edge).

ADCS1	7	6	5	4	3	2	1	0	
Address : 000046н	MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	
	0 R/W	←Initial value ←Bit attributes							
ADCS2	15	14	13	12	11	10	9	8	
Address : 000047н	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	le Halle Levelue
	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 W	0 R/W	←Initial value ←Bit attributes
ADCR2, ADCR1 (Data	register	)							
ADCR1	7	6	5	4	3	2	1	0	
Address : 000048н	D7	D6	D5	D4	D3	D2	D1	D0	←Initial value
	X R	←Initial value ←Bit attributes							
ADCR2	15	14	13	12	11	10	9	8	
Address : 000049н	S10	ST1	ST0	CT1	CT0	_	D9	D8	
	0 W	0 W	0 W	0 W	0 W	X	X	X	←Initial value ←Bit attributes



### 5. 8/16-bit PPG


The 8/16-bit PPG is an 8-bit reload timer module that produces a PPG output using a pulse from the timer operation. Hardware resources include 6 × 8-bit down counters, 12 × 8-bit reload timers, 3 × 16-bit control www.datashregisters, 6 × external pulse output pins, and 6 × interrupt outputs. Note that MB90480/485 series has six channels for 8-bit PPG use, which can also be combined as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5 to operate as a three-channel 16-bit PPG. The following is a summary of functions.

- 8-bit PPG output 6-channel independent mode : Provides PPG output operation on six independent channels.
- 16-bit PPG output operation mode : Provides 16-bit PPG output on three channels. The six original channels are used in combination as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5.
- 8 + 8-bit PPG output operation mode : Output from PPG0 (PPG2/PPG4) is used as clock input to PPG1 (PPG3/ PPG5) to provide to 8-bit PPG output at any desired period length.
- PPG output operation : Produces pulse waves at any desired period and duty ratio. The PPG module can also be used with external circuits as a D/A converter.


11 000/11 0	62/PPGC	C4 (PPG	i0/PPG2	2/PPG4	operatio	on mode	e control	register)	
00003Ан	7	6	5	4	3	2	1	0	
00003Сн	PEN0	_	PE00	PIE0	PUF0	—	—	Reserved	
00003Eн	R/W		R/W	R/W	R/W	_		_	Read/write
	0	Х	0	0	0	Х	Х	1	Initial value
PPGC1/PPG	C3/PPGC	5 (PPG	i1/PPG3	3/PPG5	operatio	on mode	e control	register)	
00003Вн	15	14	13	12	11	10	9	8	
00003Dн 00003Dн	PEN1	—	PE10	PIE1	PUF1	MD1	MD0	Reserved	
00003Fн	R/W	_	R/W	R/W	R/W	R/W	R/W	_	Read/write
	0	Х	0	0	0	0	0	1	Initial value
PPG01/PPG2	23/PPG45	5 (PPGC	) to PPG	35 outpu	it contro	l registe	ər)		
<b>000040</b> н	7	6	5	4	3	2	1	0	
000040н 000042н	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	
000044н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/write
	0	0	0	0	0	0	0	0	Initial value
PPLL0 to PPI	LL5 (Relo	ad regi	ster L)						
00002Eн	7	6	5	4	3	2	1	0	
000030н 000032н	D07	D06	D05	D04	D03	D02	D01	D00	
000032н 000034н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/write
000036н	Х	Х	Х	Х	х	х	Х	Х	Initial value
000038н									
PPLH0 to PP	LH5 (Rel	oad reg	ister H)						
00002Fн 000031н	15	14	13	12	11	10	9	8	
000031н 000033н	D15	D14	D13	D12	D11	D10	D09	D08	
000035н	R/W	R/W	R/W	R/W	R/W X	R/W X	R/W X	R/W X	Read/write Initial value
000035H	X	Х	Х	Х					

### (2) Block Diagram

•8-bit PPG ch.0/2/4 block Diagram



#### • 8-bit PPG ch.1/3/5 Block Diagram



### 6. 8/16-bit up/down Counter/Timer

8/16-bit up/down counter/timer consists of up/down counter/timer circuits including six event input pins, two www.datash8-bit/up/down counters, two 8-bit reload/compare registers, as well as the related control circuits.

### (1) Principal Functions

- 8-bit count register enables counting in the range 0 to 256.
  - (In 16-bit  $\times$  1 mode, counting is enabled in the range 0 to 65535)
- Count clock selection provides four count modes.
- Count modes \_\_\_\_\_ Timer mode

—— Up/down count mode

—— Phase differential down count mode (  $\times$  2)

- Phase differential down count mode ( $\times 8$ )
- In timer mode, there is a choice of two internal count clock signals.

Count clock \_\_\_\_\_ 125 ns (8 MHz : × 2)

(at 16 MHz operation)  $-0.5 \,\mu\text{s}$  (2 MHz :  $\times$  8)

• In up/down count mode, there is a choice of trigger edge detection for the input signal from external pins.

Edge detection — Falling edge detection

Rising edge detection

—— Both rising/falling edge detection

- Edge detection disabled
- In phase differential count mode, to handle encoder counting for motors, the encoder A-phase, B-phase, and Z-phase are each input, enabling easy and highly accurate counting of angle of rotation, speed of rotation, etc.
- The ZIN pin provides a selection of two functions.

ZIN pin \_\_\_\_\_ Counter clear function

——Gate functions

• A compare function and reload function are provided, each for use separately or in combination. Both functions can be activated together for up/down counting in any desired bandwidth.

Compare/reload function \_\_\_\_\_ Compare function (output interrupt at compare events)

Compare function (output interrupt and clear counter at compare events)


—— Reload function (output interrupt and reload at underflow events)

—— Compare/reload function

(output interrupt and clear counter at compare events, output interrupt and reload at underflow events)

- \_\_\_\_ Compare/reload disabled
- Individual control over interrupts at compare, reload (underflow) and overflow events.
- Count direction flag enables identification of the last previous count direction.
- Interrupt generated when count direction changes.

	15				8 7				0	
		ι	JDCR1			I	UDCR0			
asheet4u.com			RCR1				RCR0			
		Rese	erved ar	ea			CSR0			
		(	CCRH0				CCRL0			
		Rese	erved ar	ea			CSR1			
		(	CCRH1				CCRL1			
	-		- 8-bit		•		- 8-bit —		<b>→</b>	
CCRH0 (Counter C	ontrol Re	eaister	Hiah ch	0)	I					
		15	14	13	12	11	10	9	8	Initial value
Address : 00	006Dн [	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	0000000B
	L	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
CCRH1 (Counter C	ontrol Re	egister	High ch	.1)						
Address : 00	0071. F	15	14	13	12	11	10	9	8	Initial value -00000008
Address 100		—	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	-0000000B
	Control	7	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
CCRL0/1 (Counter	Control I	_				2	2	4	0	Initial value
Address : 00		7 UDMS	6 CTUT	5 UCRE	4 RLDE	3 UDCC	CGSC	1 CGE1	CGE0	0X00X000E
Address : 00	0070н L	R/W	W	R/W	R/W	W	R/W	R/W	R/W	
CSR0/1 (Counter S	tatus Re	gister o	h.0/ch.	1)						
Address + 00	0070	7	6	5	4	3	2	1	0	Initial value
Address : 00 Address : 00		CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	00000008
		R/W	R/W	R/W	R/W	R/W	R/W	R	R	
UDCR0/1 (Up Dowi	n Count	•								Initial value
Address : 00	0069н Г	15 D17	14	13	12	11 D10	10	9	8	00000000B
	L	R R	D16 R	D15 R	D14 R	D13 R	D12 R	D11 R	D10 R	
		11	п	11	11	п	п	п	רו	
Address : 00	006 <u>8</u> F	7	6	5	4	3	2	1	0	Initial value 00000000
Address . 00		D07	D06	D05	D04	D03	D02	D01	D00	00000008
DCD0/1 (Dalaad/C	mnoro [	R	R r ah O/a	R h 1)	R	R	R	R	R	
RCR0/1 (Reload/Co	mpare i	registe	r cn.U/C 14	n. I) 13	12	11	10	9	8	Initial value
Address : 00	0068н	D17	D16	D15	D14	D13	D12	D11	D10	0000000в
	l	W	W	W	W	W	W	W	W	1
										Initial value
Address : 00	) 006Ан <b>Г</b>	7	6	5	4	3	2	1	0	ПППат Value
,		D07	D06	D05	D04	D03	D02	D01	D00	




### 7. DTP/External Interrupt

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F<sup>2</sup>MC-16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the www.datashrequests to the F<sup>2</sup>MC-16LX CPU to activate the extended intelligent µDMAC or interrupt processing.

### (1) Detailed Register Descriptions

Interrupt/DTP Enable Reg	ister (El	NIR : En	able Int	errupt F	Request	Registe	r)		
ENIR	7	6	5	4	3	2	1	0	Initial value
Address : 00000CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Interrupt/DTP Source Reg	ister (E	IRR : Ex	ternal I	nterrupt	Reques	st Regis	ter)		
EIRR	15	14	13	12	11	10	9	8	Initial value
Address : 00000Dн	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	XXXXXXXXB
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Interrupt Level Setting Rec	gister (E	LVR : E	xternal	Level R	egister)				
	7	6	5	4	3	2	1	0	Initial value
Address : 00000EH	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
	15	14	13	12	11	10	9	8	Initial value
Address : 00000FH	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	




## 8. 16-bit Input/Output Timer

The 16-bit input/output timer module is composed of one 16-bit free run timer, six output compare and two input capture modules. These functions can be used to output six independent waveforms based on the 16-bit free www.datashrunttimer, enabling input pulse width measurement and external clock frequency measurement.

	• Reg	gister	List
--	-------	--------	------

• 16-bit free run time	ər	
15	0	-
000066/67н	CPCLR	Compare-clear register
000062/63н	TCDT	Timer counter data register
000064/65н	TCCS	Control status register
<ul> <li>16-bit output comp</li> <li>00004A, 4C, 4E, 50, 52, 00004B, 4D, 4F, 51, 53, 000056, 58, 000057, 59, 4</li> <li>16-bit input capture</li> </ul>	15       55н       ОССР0 to ОССР5       5Ан       ОСС\$1/3/5       ОСС\$0/2/4	0 Output compare register Output compare control registers
00005C, 5E 00005D, 5F 000060		0 Input capture data register Input capture control status register

#### • Block Diagram



### (1) 16-bit Free Run Timer

The 16-bit free run timer is composed of a 16-bit up-down counter and control status register.


The counter value of this timer is used as the base timer for the input capture and output compare.

- www.datasheeThecounter operation provides a choice of eight clock types.
  - A counter overflow interrupt can be produced.
  - A mode setting is available to initialize the counter value whenever the output compare value matches the value in the compare clear register.

### Register List

Compare clear register (	CPCLR)	)							
	15	14	13	12	11	10	9	8	Initial value
000067н	CL15	CL14	CL13	CL12	CL11	CL10	CL09	CL08	XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	7	6	5	4	3	2	1	0	Initial value
000066н	CL07	CL06	CL05	CL04	CL03	_ CL02	CL01	CL00	XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
<u> </u>									
Timer counter data regis									Initial value
000063н	15	14	13	12	11	10	9	8	0000000B
000000	T15	T14	T13	T12	T11	T10	T09	T08	00000008
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	7	6	5	4	3	2	1	0	Initial value
000062н	T07	T06	T05	T04	T03	T02	T01	Т00	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Timer control status regis	stor (TC	(20)							
	15	14	13	12	11	10	9	8	Initial value
000065н	ECKE			MSI2	MSI1	MSIO	ICLR	ICRE	000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	J
	U/ M				Π/ ¥¥		L1/ AA		
									lo iti a lo ca lo ca
000064	7	6	5	4	3	2	1	0	Initial value 0000000₀
000064н	IVF	IVFE	STOP	MODE	SCLR	CLK2	CLK1	CLK0	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

### Block Diagram



### (2) Output Compare


The output compare module is composed of a 16-bit compare register, compare output pin unit, and control register. When the value in the compare register in this module matches the 16-bit free run timer, the pin output www.datasilevels.can be inverted and an interrupt generated.

- There are six compare registers in all, each operating independently. A setting is available to allow two compare registers to be used to control output.
- Interrupts can be set in terms of compare match events.

### • Register List

	15	14	13	12	11	10	9	8	Initial value
00004Bн	C15	C14	C13	C12	C11	C10	C09	C08	0000000в
00004Dн 00004Fн 000051н 000053н 000055н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	7	6	5	4	3	2	1	0	Initial value
00004Ан 00004А	C07	C06	C05	C04	C03	C02	C01	C00	0000000в
00004Сн 00004Ен 000050н	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
000052н 000054н									
Output control registers (0	DCS1/C	CS3/00	CS5)						
000057	15	14	13	12	11	10	9	8	Initial value
000057н 000059н		—		CMOD	OTE1	OTE0	OTD1	OTD0	00000b
00005Вн	—	—	—	R/W	R/W	R/W	R/W	R/W	
Output control registers (	DCS0/C	CS2/00	CS4)						
_	7	6	5	4	3	2	1	0	Initial values
000056н 000058н	ICPIC	ICP0	ICE1	ICE0	_	_	CST1	CST0	000000в
000058н <b>I</b> 00005Ан	R/W	R/W	R/W	R/W			R/W	R/W	

### Block Diagram




### (3) Input Capture


The input capture module performs the functions of detecting the rising edge, falling edge, or both edges of signal input from external circuits, and saving the 16-bit free run timer value at that moment to a register. An www.datashinterrupt.can also be generated at the instant of edge detection.

The input capture module consists of input capture registers and a control register. Each input capture module has its own external input pin.

- Selection of three types of valid edge for external input signals. Rising edge, falling edge, both edges.
- An interrupt can be generated when a valid edge is detected in the external input signal.
- Register List



• Block Diagram





### 9. I<sup>2</sup>C Interface (MB90485 series only)

The I<sup>2</sup>C interface is a serial I/O port supporting the Inter IC BUS. Serves as a master/slave device on the I<sup>2</sup>C bus. The I<sup>2</sup>C interface has the following functions.

www.datasheet4uecMaster/slave transmit/receive

- Arbitration function
- Clock synchronization
- Slave address/general call address detection function
- Forwarding direction detection function
- Start condition repeated generation and detection
- Bus error detection function






### 10. 16-bit Reload Timer

The 16-bit reload timer provides a choice of functions, including internal clock signals that count down in synchronization with three types of internal clock, as well as an event count mode that counts down at specified www.datashedge detection events in pulse signals input from external pins. This timer defines an underflow as a change in count value from 0000<sub>H</sub> to FFFF<sub>H</sub>. Thus an underflow will occur when counting from the value "reload register setting value + 1". The choice of counting operations includes reload mode, in which the count setting values is reloaded and counting continues following an underflow event, and one-shot mode, in which an underflow event causes counting to stop. An interrupt can be generated at counter underflow, and the timer is DTC compatible.


			) (TMC	,			-		
0000CBн	15	14	13	12	11	10	9	8	
	_			—	CSL1	CSL0	MOD2	MOD1	Read/Write
	_	_		_	R/W 0	R/W 0	R/W 0	R/W 0	Initial value
imer control stat	us regist	er (low)	(TMCS	SR)					
	7	6	5	4	3	2	1	0	
0000CAн	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	
	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	Read/Write Initial value
	0	Ū	Ũ	U U	Ũ	U	Ũ	0	
• 16-bit timer r MR/TMRLR (hig	egister/*	-		-	Ũ	Ū	Ū	0	
MR/TMRLR (hig	egister/*	-		-	11	10	9	8	
	register/ <sup>-</sup> h)	l6-bit re	load reg	gister	-	-	-	-	
MR/TMRLR (hig	register/- h) 15	16-bit re 14	load reg	gister 12	11	10	9	8	Read/Write Initial value
MR/TMRLR (hig	register/ <sup>-</sup> h) 15 D15 R/W X	16-bit re 14 D14 R/W	load reg 13 D13 R/W	gister 12 D12 R/W	11 D11 R/W	10 D10 R/W	9 D09 R/W	8 D08 R/W	Read/Write
MR/TMRLR (hig 0000CDH MR/TMRLR (low	register/ <sup>-</sup> h) 15 D15 R/W X	16-bit re 14 D14 R/W	load reg 13 D13 R/W	gister 12 D12 R/W	11 D11 R/W	10 D10 R/W	9 D09 R/W	8 D08 R/W	Read/Write
MR/TMRLR (hig 0000CD⊦	register/ <sup>-</sup> h) 15 D15 R/W X	16-bit re 14 D14 R/W X	load reg 13 D13 R/W X	12 D12 R/W X	11 D11 R/W X	10 D10 R/W X	9 D09 R/W X	8 D08 R/W X	Read/Write




## 11. $\mu$ PG Timer (MB90485 series only)

The  $\mu$ PG timer performs pulse output in response to the external input.

# www.dat(1) Register List





### 12. PWC Timer (MB90485 series only)

The PWC timer is a 16-bit multifunction up-count timer capable of measuring the pulse width of the input signal. A total of three channels are provided, each consisting of a 16-bit up-count timer, an input pulse divider & divide www.datashatio control register, a measurement input pin, and a 16-bit control register. These components provide the following functions.


Timer function : • Capable of generating an interrupt request at fixed intervals specified.

• The internal clock used as the reference clock can be selected from among three types.

Pulse width measurement function : • Measures the time between arbitrary events based on external pulse inputs.

- The internal clock used as the reference clock can be selected from among three types.
- Measurement modes
  - "H" pulse width ( $\uparrow$  to  $\downarrow$ ) /"L" pulse width ( $\uparrow$  to  $\downarrow$ )
  - Rising cycle ( $\uparrow$  to  $\uparrow$ ) /Falling cycle ( $\downarrow$  to  $\downarrow$ )
  - Measurement between edges ( $\uparrow$  or  $\downarrow$  to  $\downarrow$  or  $\uparrow$ )
- The 8-bit input divider can be used for division measurement by dividing the input pulse by  $22 \times n$  (n = 1, 2, 3, 4).
- An interrupt can be generated upon completion of measurement.
- One-time measurement or fast measurement can be selected.


PWC control/status regis	ter (PV	VCSRO	) to PW	/CSR2	)				Initial value
.datasheet4u.com 000077н 00007Вн 00007Fн	15 STRT	14 STOP	13 EDIR	12 EDIE	11 OVIR	10 OVIE		8 Reserved	0000000XB
PWC control/status regis 000076н 00007Ан 00007Ен	7 CKS1 R/W	6 CKS0 R/W	5 PIS1 R/W	4 PISO R/W	R/W ) <u>3</u> S/C R/W	R/W 2 MOD2 R/W	R 1 MOD1 R/W	0 MOD0 R/W	Initial value 0000000₀
PWC data buffer register 000079н 00007Dн 000081н	15 D15 R/W	14 14 D14 R/W	13 13 D13 R/W	2) 12 D12 R/W	11 D11 R/W	10 D10 R/W	9 D9 R/W	8 D8 R/W	Initial value 00000000₀
PWC data buffer register 000078н	• (PWC	R0 to F	PWCR	2) 4	3	2	1	0	Initial value 0000000₀
00007Сн 000080н	D7 R/W	D6 R/W	D5 R/W	D4 R/W	D3 R/W	D2 R/W	D1 R/W	D0 R/W	
Dividing ratio control regi	ster (D	DIVR0 t	o DIVF	R2)					Initial value
000082н 000084н 000086н	7	6	5	4	3	2	1 DIV1	0 DIV0	initial value 00 <sub>β</sub>
	-	_	_	-	-	-	R/W	R/W	




### 13. Watch Timer

The watch timer is a 15-bit timer using the sub clock. This circuit can generate interrupts at predetermined intervals. Also a setting is available to enable it to be used as the clock source for the watchdog timer. www.datasheet4u.com

### (1) Register List







### 14. Watchdog timer

The watchdog timer is a 2-bit counter that uses the output from the timebase timer or watch timer as a count clock signal, and will reset the CPU if not cleared within a predetermined time interval after it is activated.

### (1) Register List







### 15. Timebase Timer

The timebase timer is an 18-bit free run counter (timebase counter) that counts up in synchronization with the internal count clock signal (base oscillator × 2), and functions as an interval timer with a choice of four types of www.datashtime/intervals. Other functions provided by this module include timer output for the oscillator stabilization wait period, and operating clock signal feed for other timer circuits such as the watchdog timer.

### (1) Register List






## 16. Clock


The clock generator module controls the operation of the internal clock circuits that serve as the operating clock for the CPU and peripheral devices. This internal clock is referred to as the machine clock, and one cycle is referred www.dato.as.a.machine cycle. Also, the clock signals from the base oscillator are called the oscillator clock, and those from the PLL oscillator are called the PLL clock.

	15	14	13	12	11	10	9	8	
<b>0000A1</b> н	SCM	МСМ	WS1	WS0	SCS	MCS	CS1	CS0	
	R 1	R 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 0	Read/write Initial value
LL output select	register	(PLLO	S)						
	15	14	13	12	11	10	9	8	
0000CFн	_	_	_	—	_	_	—	PLL2	
	_	_	_	_	_	_	W X	W 0	Read/write Initial value





(3) Clock Feed Map




## 17. Low-power Consumption Mode

The MB90480/485 series uses operating clock selection and clock operation controls to provide the following CPU operating modes :

www.datasheet4u.com

- Clock modes
  - (PLL clock mode, main clock mode, sub clock mode)
- CPU intermittent operating modes
  - (PLL clock intermittent mode, main clock intermittent mode, sub clock intermittent mode)
- · Standby modes
  - (Sleep mode, timebase timer mode, stop mode, watch mode)

ow-power consu	mption r	node co	ontrol re	gister (L	PMCR)				
	7	6	5	4	3	2	1	0	
<b>0000A0</b> н	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	
	W	W	R/W	W	R/W	R/W	R/W	R/W	Read/write
	0	0	0	1	1	0	0	0	Initial value




#### (3) Status Transition Chart External reset, watchdog timer reset, software reset www.datasheet4u.com Power-on Reset SCS = 0Power-on reset SCS = 1 MCS = 0SCS = 0Main clock PLL clock Sub clock Oscillator stabilization mode mode mode . MCS = 1 SCS = 1wait ends SLP = 1 SLP = 1 SLP = Interrupt Interrupt Interrupt PLL sleep Main sleep Sub sleep mode mode mode Interrupt Interrupt Interrupt $\mathsf{TMD} = \mathsf{0}$ TMD = 0TMD = 0Main timebase PLL timebase Watch mode timer mode timer mode STP = 1STP = 1STP = 1PLL stop Sub stop Main stop mode mode mode Oscillator Oscillator Oscillator Interrupt Interrupt stabilization stabilization stabilization Interrupt wait ends wait ends wait ends Main clock oscillator Sub clock oscillator Main clock oscillator stabilization wait stabilization wait stabilization wait


### 18. External Bus Pin Control Circuit

The external bus pin control circuit controls the external bus pins used to expand the CPU address/data bus connections to external circuits.

#### (1) Register List



#### (2) Block Diagram



#### **19. Chip Select Function Description**


The chip select module generates a chip select signals, which are used to facilitate connections to external memory devices. The MB90480/485 series has four chip select output pins, each having a chip select area www.datashregister setting that specifies the corresponding hardware area and select signal that is output when access to the corresponding external address is detected.

• Chip select function features


The chip select function uses two 8-bit registers for each output pin. One of these registers (CARx) is able to detect memory areas in 64 Kbytes units by specifying the upper 8-bit of the address for match detection. The other register (CMRx) can be used to expand the detection area beyond 64 Kbytes by masking bits for match detection.

Note that during external bus holds, the CS output is set to high impedance.

#### (1) Register List




### (2) Block Diagram




#### 20. ROM Mirror Function Select Module

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

#### (1) Register List




#### (2) Block Diagram




Note : Do not access ROM mirror function selection register (ROMM) on using the area of address 004000<sup> H</sup> to 00FFFF<sub>H</sub> (008000<sup> H</sup> to 00FFFF<sub>H</sub>) .

### 21. Interrupt Controller

The interrupt control register is built in interrupt controller, and is supported for all I/O of interrupt function. This register sets corresponding peripheral interrupt level. www.datasheet4u.com





### **22.** $\mu$ **DMAC**


The  $\mu$ DMAC is a simplified DMA module with functions equivalent to El<sup>2</sup>OS. The  $\mu$ DMAC has 16 DMA data transfer channels, and provides the following functions.

www.datasheeAutomatic data transfer between peripheral resources (I/O) and memory.

- CPU program execution stops during DMA operation.
- Incremental addressing for transfer source and destination can be turned on/off.
- DMA transfer control from the μDMAC enable register, μDMAC stop status register, μDMAC status register, and descriptor.
- Stop requests from resources can stop DMA transfer.
- When DMA transfer is completed, the µDMAC status register sets a flag in the bit for the corresponding channel on which transfer was completed, and outputs a completion interrupt to the interrupt controller.

µDMAC enable r	register									Initial value
DEBH	: 0000ADн	15	14	13	12	11	10	9	8	00000000в
DENIT	. 0000ADH	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	0000000B
		R/W								
$\mu DMAC$ enable r	register									
		7	6	5	4	3	2	1	0	Initial value 0000000₀
DERL	: 0000ACн	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000B
		R/W								
µDMAC stop sta	tus register									
Deep	: 0000A4н	7	6	5	4	3	2	1	0	Initial value 0000000₀
Doon	. 0000A4H	STP7	STP6	STP5	STP4	STP3	STP2	STP1	STP0	UUUUUUUB
		R/W								
µDMAC status re	egister									
Пери	: 00009Dн	15	14	13	12	11	10	9	8	Initial value 000000008
DONIT	. 00009DH	DE15	DE14	DE13	DE12	DE11	DE10	DE9	DE8	00000008
		R/W								
μDMAC status re	egister									
		7	6	5	4	3	2	1	0	Initial value
DSRL	: 00009Cн	DE7	DE6	DE5	DE4	DE3	DE2	DE1	DE0	0000000в
		R/W	I							

#### (1) Register List




#### 23. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01<sub>H</sub>). As a result, when the CPU executes a set instruction, www.datashthe4INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

#### (1) Register List



### (2) Block Diagram



# ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

tasheet4u.com Parameter	Symbol	Ra	ting	Unit	Remark
asheet4u.com Parameter	Symbol	Min	Max	Unit	nemark
	Vcc3	Vss - 0.3	Vss + 4.0	V	
	Vcc5	Vss - 0.3	Vss + 7.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss - 0.3	Vss + 4.0	V	*2
Input voltage*1	V	Vss - 0.3	Vss + 4.0	V	*3
input voltage	VI	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Output veltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
Output voltage*1	VO	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Maximum clamp current		-2.0	+2.0	mA	*7
Total maximum clamp current	ΣICLAMP		20	mA	*7
"L" level maximum output current	lol		10	mA	*4
"L" level average output current	Iolav		3	mA	*5
"L" level maximum total output current	ΣΙοι		60	mA	
"L" level total average output current	ΣΙοιαν		30	mA	*6
"H" level maximum output current	Іон		-10	mA	*4
"H" level average output current	Іонач		-3	mA	*5
"H" level maximum total output current	ΣІон		-60	mA	
"H" level total average output current	ΣΙοήαν		-30	mA	*6
Power consumption	PD		320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1 : This parameter is based on  $V_{SS} = AV_{SS} = 0.0 V$ .

- \*2 : AVcc and AVRH must not exceed Vcc. Also, AVRH must not exceed AVcc.
- \*3 : VI and Vo must not exceed Vcc + 0.3 V. However, if the maximum current to/from and input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.
- \*4 : Maximum output current is defined as the peak value for one of the corresponding pins.
- \*5 : Average output current is defined as the average current flow in a 100 ms interval at one of the corresponding pins.
- \*6 : Average total output current is defined as the average current flow in a 100 ms interval at all corresponding pins.
- \*7 : Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA3
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.


(Continued)

#### (Continued)

• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.

www.datasheet Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.

- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



#### \*8: MB90485 series only

P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin. P76 and P77 is N-ch open drain pin.

- \*9 : As for P76 and P77 (N-ch open drain pin), even if using at 3 V simplicity ( $V_{CC}3 = V_{CC}5$ ), the ratings are applied.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Baramatar	Symbol	Va	lue	Unit	Remarks
tasheet4u.c <b>Barameter</b>	Symbol	Min	Max	Unit	nemarks
	Vcc3	2.7	3.6	V	During normal operation
Power supply veltage	VCCO	1.8	3.6	V	To maintain RAM state in stop mode
Power supply voltage	Vcc5	2.7	5.5	V	During normal operation*
	VCCO	1.8	5.5	V	To maintain RAM state in stop mode*
	Vн	0.7 Vcc	Vcc + 0.3	V	All pins other than VIH2, VIHS, VIHM and VIHX
"H" level input voltage	VIH2	0.7 Vcc	Vss + 5.8	V	MB90485 series only P76, P77 pins (N-ch open drain pins)
	VIHS	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins
	Vінм	V cc - 0.3	Vcc + 0.3	V	MD pin input
	VIHX	0.8 Vcc	Vcc + 0.3	V	X0A pin, X1A pin
	VIL	$V_{\text{SS}}-0.3$	0.3 Vcc	V	All pins other than $V_{\text{ILS}},V_{\text{ILM}}$ and $V_{\text{ILX}}$
"L" level input voltage	VILS	$V_{\text{SS}} - 0.3$	0.2 Vcc	V	Hysteresis input pins
	VILM	$V_{\text{SS}}-0.3$	Vss + 0.3	V	MD pin input
	VILX	$V_{\text{SS}}-0.3$	0.1	V	X0A pin, X1A pin
Operating temperature	TA	-40	+85	°C	

\*: MB90485 series only

P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

$(V_{CC} = 2.7 V \text{ to } 3.6 V, V_{SS} = 0.0 V, T_{A} = -40$						°C to +85 °C		
d Parameter Symbol Pin name	Condition	\ \	/alue		Unit	Remarks		
	Cymbol	T III Hame		Min	Тур	Max	onin	nemarka
"H" level	Vон	All output	$V_{CC} = 2.7 V,$ IoH = -1.6 mA	Vcc3 - 0.3			V	
output voltage	VOH	pins	Vcc = 4.5 V, Іон = -4.0 mA	Vcc5 - 0.5		_	V	At using 5 V power supp
"L" level	Vol	All output	$V_{CC} = 2.7 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$			0.4	V	
output voltage	VOL	pins	Vcc = 4.5 V, Іон = 4.0 mA			0.4	V	At using 5 V power supp
Input leakage current	١ı	All input pins		-10		+10	μA	
Pull-up resistance	Rpull	_	Vcc = 3.0 V, at T <sub>A</sub> = +25 °C	20	53	200	kΩ	
Open drain output current	lleak	P40 to P47, P70 to P77			0.1	10	μA	
	lcc		At Vcc = 3.3 V, internal 25 MHz operation, normal operation	_	45	60	mA	
	icc		At $V_{CC} = 3.3 V$ , internal 25 MHz operation, Flash programming		55	70	mA	
	Iccs		At $V_{CC} = 3.3 V$ , internal 25 MHz operation, sleep mode		17	35	mA	
Power supply current	Iccl		At V <sub>cc</sub> = 3.3 V, external 32 kHz, internal 8 kHz operation, sub clock operation $(T_A = +25 \ ^{\circ}C)$		15	140	μA	
	Ісст	_	At Vcc = 3.3 V, external 32 kHz, internal 8 kHz operation, watch mode ( $T_A$ = +25 °C)		1.8	40	μA	
	Іссн	_	$ \begin{array}{l} T_{\text{A}} = +25 \ ^{\circ}\text{C}, \ \text{stop mode}, \\ \text{At } V_{\text{CC}} = 3.3 \ \text{V} \end{array} $		0.8	40	μA	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss		_	5	15	pF	

- 27 V to 26 V Va  $\Delta I$ 

Notes :• MB90485 series only

- P40 to P47 and P70 to P77 are N-ch open drain pins with control, which are usually used as CMOS.
- P76 and P77 are open drain pins without P-ch.
- For use as a single 3 V power supply products, set  $V_{CC} = V_{CC}3 = V_{CC}5$ .
- When the device is used with dual power supplies, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 serve as 5 V pins while the other pins serve as 3 V I/O pins.

### 4. AC Characteristics


# (1) Clock Timing


(Vss = 0.0 V, T\_A = -40  $^\circ C$  to +85  $^\circ C$ )


Parameter	Sym-	Pin name	Condi-		Value		Unit	Remarks
Farameter	bol	Fininanie	tion	Min	Тур	Max	Unit	nelliarks
				3		25		External crystal oscillator
				3		50		External clock inp
				4		25		1 multiplied PLL
	Fсн	X0, X1		3		12.5	MHz	2 multiplied PLL
Clock frequency				3		6.66		3 multiplied PLL
				3		6.25		4 multiplied PLL
			_	3		4.16		6 multiplied PLL
				3		3.12		8 multiplied PLL
	Fc∟	X0A, X1A			32.768		kHz	
Clock cycle time	tc	X0, X1		20		333	ns	*1
Olock cycle line	tc∟	X0A, X1A	_		30.5		μs	
Input clock pulse width	Рwн Pw∟	X0		5	_	_	ns	
	Pwlh Pwll	X0A		_	15.2		μs	*2
Input clock rise, fall time	tcr tcf	X0				5	ns	With external clo
Internal operating clock	fср			1.5		25	MHz	*1
frequency	fcpl				8.192		kHz	
Internal operating clock	tсР			40.0		666	ns	*1
cycle time	<b>t</b> CPL				122.1		μs	

\*1 : Be careful of the operating voltage.

\*2 : Duty ratio should be 50  $\%\pm$  3 %.








### (2) Clock Output Timing

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

	Barameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
www.da	tasheequator	Symbol		Conditions	Min	Мах	Unit	nemarks
	Cycle time	tcyc	CLK	—	tcP*		ns	
				$V \mbox{cc} = 3.0 \mbox{ V}$ to 3.6 V	$t_{CP}* / 2 - 15$	t <sub>CP</sub> * / 2 + 15	ns	at $f_{CP} = 25 \text{ MHz}$
	CLK↑→CLK↓	<b>t</b> CHCL	CLK	$V \mbox{cc} = 2.7$ V to 3.3 V	$t_{CP}*$ / 2 – 20	$t_{CP}* / 2 + 20$	ns	at $f_{CP} = 16 \text{ MHz}$
				$V \mbox{cc} = 2.7 \mbox{ V}$ to 3.3 V	$t_{\text{CP}}{}^{\star} \ / \ 2 - 64$	$t_{CP}^{\star}$ / 2 + 64	ns	at fcp = 5 MHz

\*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




(3) Reset Input Standards


(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

	tash <b>Parameter</b>	Symbol	Pin	Condi-	Value		Unit	Remarks
www.da	tash <b>eetta.uuere</b> r	Symbol	name	tions	Min	Max	Unit	nelliarks
					<b>16 t</b> cP*1		ns	Normal operation
	Reset input time	<b>t</b> rst∟	RST		$\begin{array}{l} Oscillator \ oscillation \ time^{\star 2} \\ + \ 4 \ t_{CP}^{\star 1} \end{array}$		ms	Stop mode

\*1: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".

\*2 : Oscillator oscillation time is the time to 90 % of amplitude. For a crystal oscillator this is on the order of several milliseconds to tens of milliseconds. For a ceramic oscillator, this is several hundred microseconds to several milliseconds. For an external clock signal the value is 0 ms.





#### (4) Power-on Reset Standards


					(v cc = 2.7 v	10 3.6 V, VSS	= 0.0  V	$I_A = -40 ^{\circ}\text{C}  10  +85 ^{\circ}\text{C}$	
	Parameter	Symbol	Din name	Conditions	Value		Unit	Remarks	
www.da		Symbol		Conditions	Min	Мах	Onit	nemarks	
	Power rise time	tR	Vcc		0.05	30	ms	*	
	Power down time	toff	Vcc		1		ms	In repeated operation	

**^** / 0711400111 0 0 V T 40 00 to . 05 00)


\* : Power rise time requires  $V_{CC} < 0.2$  V.

Notes: • The above standards are for the application of a power-on reset.

• Within the device, the power-on reset should be applied by switching the power supply off and on again.



Note : Rapid fluctuations in power supply voltage may trigger a power-on reset in some cases. As shown below, when changing supply voltage during operation, it is recommended that voltage changes be suppressed and a smooth restart be applied.




### (5) Bus Read Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T\_A = 0 °C to +70 °C)

Deremeter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
atasheet4. <b>Parameter</b>	Symbol	Pin name	Conditions	Min	Мах	Unit	Remarks
				tcp* / 2 - 15	_	ns	16 MHz < fc⊵ ≤ 25 MHz
ALE pulse width	tlhll	ALE		tcp* / 2 - 20	_	ns	8 MHz < fc⊵ ≤ 16 MHz
				tcp* / 2 - 35	—	ns	$f_{CP} \le 8 MHz$
Valid address $ ightarrow$	tavll	Address,		tcp* / 2 - 17	—	ns	
ALE↓time	LAVLL	ALE		tcp* / 2 - 40		ns	fcp ≤ 8 MHz
ALE↓→ address valid time	tllax	ALE, Address		tcp* / 2 - 15	—	ns	
Valid address→ RD↓time	tavrl	RD, address		tcp* – 25	_	ns	
Valid address $\rightarrow$	+	Address,			5 t <sub>CP</sub> * / 2 - 55	ns	
valid data input	tavdv	Data			5 tcp* / 2 - 80	ns	fcp ≤ 8 MHz
RD pulse width	+	RD		3 tcp* / 2 - 25	_	ns	16 MHz < fc⊵ ≤ 25 MHz
	t <sub>RLRH</sub>	U		3 tcp* / 2 - 20	—	ns	8 MHz < fc⊵ ≤ 16 MHz
$\overline{RD} \downarrow \rightarrow$	<b>t</b> BLDV	RD,		—	3 t <sub>CP</sub> * / 2 - 55	ns	
valid data input	IRLDV	Data			3 tcp* / 2 - 80	ns	fcp ≤ 8 MHz
$\overline{RD}^{\uparrow}$ $\rightarrow$ data hold time	<b>t</b> RHDX	RD, Data		0	—	ns	
<u>RD</u> ↑→ALE↑time	trhlh	RD, ALE		tcp* / 2 - 15		ns	
RD↑→ address valid time	trhax	Address, RD		tcp* / 2 - 10	_	ns	
Valid address→ CLK <sup>↑</sup> time	tavcн	Address, CLK		tcp* / 2 – 17		ns	
RD↓→CLK↑time	<b>t</b> RLCH	RD, CLK		tcp* / 2 - 17		ns	
ALE↓→RD↓time	tllrl	RD, ALE		tcp* / 2 - 15		ns	

\* : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".




## (6) Bus Write Timing

			(		,	,	
Paramotor	Sym-	Pin name	Condi-	Val	ue	Unit	Remarks
tasheet4u.com	bol	Fininame	tion	Min	Max	Unit	nemarks
Valid address→WR↓time	tavw∟	Address, WR		tc⊳* – 15	—	ns	
WR pulse width	twlwh	WRL, WRH		3 tcp* / 2 - 25		ns	16 MHz < fcթ 25 MHz
	LVVLVVH	vvii∟, vviiii	_	3 tcp* / 2 - 20	—	ns	8 MHz < fc⊳ ≤ 16 MHz
Valid data output $\rightarrow \overline{WR}^{\uparrow}$ time	tovwн	Data, WR		$3 t_{CP}* / 2 - 15$	—	ns	
				10		ns	16 MHz < fc 25 MHz
WR↑→data hold time	<b>t</b> whdx	WR, Data		20	—	ns	8 MHz < fc⊧ ≤ 16 MHz
				30		ns	$f_{CP} \le 8 MHz$
WR↑→address valid time	twhax	WR, Address		tcp* / 2 - 10	_	ns	
WR↑→ALE↑time	twhlh	WR, ALE	_	tcp* / 2 - 15	_	ns	
WR↓→CLK <sup>↑</sup> time	<b>t</b> wlch	WR, CLK		tcp* / 2 - 17		ns	

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T\_A = 0  $^\circ C$  to +70  $^\circ C$ )


\* : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".



(7) Ready Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ 

	hashaat/Parameter	Symbol	Pin name	Conditions -	Val	ue	Unit	Remarks
www.dat	ww.datasneet4u.commercer				Min	Мах	Unit	nemarks
	RDY setup time	tryhs		—	35		ns	
		LRYH5	RDY	—	70	—	ns	at $f_{CP} = 8 \text{ MHz}$
	RDY hold time	<b>t</b> ryhh		—	0		ns	




#### (8) Hold Timing

				(Vcc = 2.	7 V to 3.6 V, V	Vss = 0.0 V, I	A = -40	°C to +85 °C)
		Symbol	ol Pin name	Conditions -	Va	lue	Unit	Remarks
www.da		Symbol Finnan			Min	Max	Onit	
	Pin floating→HAK↓time	<b>t</b> xhal	HAK		30	tcp*	ns	
	$\overline{HAK} \downarrow \rightarrow pin  valid time$	tнанv	HAK		tc₽*	2 tcp*	ns	

\*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".

Note : One or more cycles are required from the time the HRQ pin is read until the HAK signal changes.



### (9) UART Timing


 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	name		Min	Max	Unit	neillaiks
Serial clock cycle time	tscyc			8 tcp*2	_	ns	
SCK↓→SOT delay time	tslov			-80	+80	ns	
	ISLOV		Internal shift clock mode output pins :	-120	+120	ns	$f_{CP} = 8 MHz$
Valid SIN→SCK↑	tıvsн		$C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$	100		ns	
	UVSH			200	_	ns	$f_{CP} = 8 MHz$
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shix	_		tc₽ <sup>*2</sup>		ns	
Serial clock "H" pulse width	tshsl			4 tcp*2		ns	
Serial clock "L" pulse width	tslsh	_		4 tcp*2	_	ns	
SCK↓→SOT delay time	tslov				150	ns	
	ISLOV		External shift clock	- 20	200	ns	$f_{CP} = 8 MHz$
Valid SIN→SCK↑	tu		mode output pins : $C_{L}^{*1} = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
	tıvsн			120		ns	fcp = 8 MHz
	tours			60	_	ns	
SCK↑→valid SIN hold time	tshix			120		ns	$f_{CP} = 8 MHz$

\*1 : CL is the load capacitance applied to pins for testing.

\*2 : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".

Note : The above rating is in CLK synchronous mode.



### (10) Extended I/O Serial Interface Timing

#### $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Parameter	Symbol	Pin	Conditions	Val	ue	Unit	Remarks
www.datasheet4u.con <b>Parameter</b>	Symbol	name		Min	Max	onne	neillaiks
Serial clock cycle time	tscyc			8 tcp*2	_	ns	
SCK↓→SOT delay time	tslov			-80	+ 80	ns	
	LSLOV		Internal shift clock mode output pins :	-120	+ 120	ns	$f_{CP} = 8 MHz$
Valid SIN→SCK↑	tıvs⊦		$C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$	100		ns	
	UVSH	200		ns	$f_{CP} = 8 MHz$		
SCK $\uparrow \rightarrow$ valid SIN hold time	tsнix			tc₽*²	_	ns	
Serial clock "H" pulse width	tsнs∟			4 t <sub>CP</sub> *2		ns	
Serial clock "L" pulse width	tslsh			4 t <sub>CP</sub> *2		ns	
SCK↓→SOT delay time	tslov				150	ns	
	13200		External shift clock mode output pins :		200	ns	$f_{CP} = 8 MHz$
Valid SIN→SCK↑	tıvsн		$C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
	UVSH			120	_	ns	$f_{CP} = 8 MHz$
SCK∱→valid SIN hold time	tshix			60	_	ns	
	LOTIA			120		ns	$f_{CP} = 8 MHz$

\*1 :  $C_{L}$  is the load capacitance applied to pins for testing.

\*2 : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".

Notes : • The above rating is in CLK synchronous mode.


• Values on this table are target values.



### (11) Timer Input Timing

_	· / ·	U		(Vcc = 2)	2.7 V to 3.6 V	, Vss = 0.0 V,	$T_{\text{A}}=-40$	°C to +85 °C)
www.datashe <b>Barameter</b>		Symbol	Pin name	in name Conditions		lue	Unit	Pomarka
www.datasheelququurfici	Symbol	Finnanie	Conditions	Min	Max	Onit	Remarks	
	Input pulse width	t⊤ıwн t⊤ıw∟	TIN0, IN0, IN1, PWC0 to PWC2		4 tcp*		ns	


\*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



### (12) Timer Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter		Pin name Conditions		Va	Value		Remarks
Falameter	bol	Finnanie	Conditions	Min Max		Unit	nemai kə
CLK <sup>↑</sup> →Change time PPG0 to PPG5 change time OUT0 to OUT5 change time		TOT0, PPG0 to PPG5, OUT0 to OUT5	Load conditions 80 pF	30	_	ns	



#### (13) I<sup>2</sup>C Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T\_A = -40 °C to +85 °C)

tasheet/u.com Parameter	Symbol	Condition	Standard-mode		Unit
asheet4u.com Parameter	Symbol	Condition	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> hdsta	When power supply voltage of	4.0		μs
"L" width of the SCL clock	tLOW	external pull-up resistance is 5.5 V $R = 1.3 k\Omega$ , $C = 50 pF^{2}$	4.7		μs
"H" width of the SCL clock	tніgн	When power supply voltage of	4.0		μs
Set-up time (repeated) START condition SCL $\uparrow \rightarrow$ SDA $\downarrow$	<b>t</b> susta	external pull-up resistance is 3.6 V $R = 1.6 \text{ k}\Omega$ , $C = 50 \text{ pF}^{*2}$	4.7		μs
Data hold time SCL↓→SDA↓↑	<b>t</b> hddat		0	3.45* <sup>3</sup>	μs
Data set-up time	tsudat	When power supply voltage of external pull-up resistance is 5.5 V $f_{CP}^{*1} \le 20$ MHz, R = 1.3 k $\Omega$ , C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistance is 3.6 V $f_{CP}^{*1} \le 20$ MHz, R = 1.6 k $\Omega$ , C = 50 pF <sup>*2</sup>	250*4		ns
SDA↓↑→SCL↑	LSUDAT	When power supply voltage of external pull-up resistance is 5.5 V fcP*1 > 20 MHz, R = 1.3 k $\Omega$ , C = 50 pF*2 When power supply voltage of external pull-up resistance is 3.6 V fcP*1 > 20 MHz, R = 1.6 k $\Omega$ , C = 50 pF*2	200*4		ns
Set-up time for STOP condition SCL↑→SDA↑	tsusto	When power supply voltage of external pull-up resistance is 5.5 V	4.0		μs
Bus free time between a STOP and START condition	teus	R = 1.3 kΩ, C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistance is 3.6 V R = 1.6 kΩ, C = 50 pF <sup>*2</sup>	4.7	_	μs


\*1 : fcP is internal operation clock frequency. Refer to " (1) Clock Timing".


\*2 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

\*3 : The maximum thodat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.


\*4 : Refer to "• Note of SDA and SCL set-up time".

Note : Vcc = Vcc3 = Vcc5





Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor. Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




### (14) Trigger Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

MANAN datashe Parameter	Symbol	Pin name	Condi-	Va	ue	Unit	Remarks
www.datasheequedireter	Symbol	Fininanie	tions	Min	Мах	Onit	nemarks
Input pulse width		ADTG,		5 tcp*		ns	Normal operation
trigit puise width	IRQ0 to IRQ7		1		μs	Stop mode	

\*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




### (15) Up-down Counter Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T\_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Falameter	Symbol		Conditions	Min	Max	Unit	neillaiks
AIN input "H" pulse width	tahl			8 tcp*	—	ns	
AIN input "L" pulse width	tall			8 tcp*		ns	
BIN input "H" pulse width	tвн∟			8 tcp*		ns	
BIN input "L" pulse width	tBLL			8 tcp*		ns	
AIN↑→BIN↑ time	taubu	AINO, AIN1,		4 tcp*		ns	
BIN↑→AIN↓ time	<b>t</b> buad			4 tcp*		ns	
AIN↓→BIN↑ time	<b>t</b> adbd	BIN0, BIN1	Load conditions	4 t <sub>CP</sub> *	_	ns	
BIN↓→AIN↑ time	<b>t</b> BDAU		80 pF	4 tcp*		ns	
BIN↑→AIN↑ time	<b>t</b> BUAU			4 t <sub>CP</sub> *		ns	
AIN↑→BIN↓ time	taubd			4 tcp*		ns	
BIN↓→AIN↑ time	<b>t</b> BDAD	ZINO, ZIN1		4 tcp*		ns	
AIN↓→BIN↑ time	<b>t</b> adbu			4 t <sub>CP</sub> *	—	ns	
ZIN input "H" pulse width	tzhl			4 tcP*	_	ns	
ZIN input "L" pulse width	tzll	ΖΠΝΟ, ΖΠΝΤ		4 tcp*		ns	


\*: tcP is internal operating clock cycle time. Refer to "(1) Clock Timing".



#### (16) Chip Select Output Timing

· · · · · · · · · · · · · · · · · · ·			(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)				
asheet4u.co <b>Parameter</b>	Sym- bol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max	Unit	nemarks
$ \begin{array}{l} \text{Chip select output valid time} \\ \rightarrow \overline{\text{RD}} \downarrow \end{array} $	<b>t</b> svrl	CS0 to CS3, RD	—	tcp* / 2 - 7	—	ns	
Chip select output valid time $\rightarrow \overline{\text{WR}} \downarrow$	tsvw∟	CS0 to CS3, WRH, WRL		tcp* / 2 - 7	_	ns	
$\overline{RD}^{\uparrow} \rightarrow chip select output valid time$	trnsv	RD, CS0 to CS3		tcp* / 2 - 17	_	ns	
WR↑→chip select output valid time	<b>t</b> wнsv	WRH, WRL, CS0 to CS3		tcp* / 2 - 17		ns	

\* : tcP is internal operating clock cycle time. Refer to " (1) Clock Timing".



Note : Due to the configuration of the internal bus, the chip select output signals are changed simultaneously and therefore may cause the bus conflict conditions. AC cannot be warranted between the ALE output signal and the chip select output signal.

#### 5. A/D Converter Electrical Characteristics


 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = AV_{SS} = 0.0 \text{ V}, 2.7 \text{ V} \le AVRH, T_A = -40 \text{ }^{\circ}C \text{ to } +85 \text{ }^{\circ}C)$ Value Symd a tParameter Pin name Unit Remarks w w w bol Min Max Тур Resolution 10 bit \_\_\_\_ Total error LSB  $\pm 3.0$ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ Linear error ±2.5 LSB \_\_\_\_ \_\_\_\_ **Differential linearity** LSB ±1.9 \_\_\_\_ error AN0 to Zero transition voltage Vот AVss – 1.5 LSB AVss + 0.5 LSB AVss + 2.5 LSB m٧ AN7 Full scale transition AN0 to VFST AVRH – 3.5 LSB AVRH – 1.5 LSB AVRH + 0.5 LSB mV voltage AN7 Conversion time 3.68 \*1 μs Analog port input AN0 to AIN 0.1 10 μΑ \_\_\_\_ AN7 current AN0 to Analog input voltage VAIN V AVss AVRH AN7 AVRH V Reference voltage AVss + 2.2 AVcc \_\_\_\_ \_\_\_\_ 1.4 A AVcc 3.5 mΑ \_\_\_\_ Power supply current 5 \*2 Ан AVcc \_\_\_\_ μΑ \_\_\_\_ AVRH IR 94 150 μΑ Reference voltage supply current **I**RH AVRH \_\_\_\_ 5 \*2 μΑ \_\_\_\_ Offset between AN0 to 4 LSB channels AN7

\*1 : At machine clock frequency of 25 MHz.

\*2 : CPU stop mode current when A/D converter is not operating (at  $V_{CC} = AV_{CC} = AVRH = 3.0 V$ ).

#### About the external impedance of the analog input and its sampling time

 A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

#### About errors

As IAVRH - AVssl becomes smaller, values of relative errors grow larger.

Note : Concerning sampling time, and compare time when 3.6 V  $\ge$  AV<sub>CC</sub>  $\ge$  2.7 V, then Sampling time : 1.92 µs, compare time : 1.1 µs


Settings should ensure that actual values do not go below these values due to operating frequency changes.

	Parameter	Conditions -	Value			Unit	Remarks	
			Min	Тур	Max	Unit	nellialks	
www.da	tasheet4u.com Sector erase time			1	15	S	Excludes 00H programming prior erasure	
	Chip erase time	$\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C},\\ V_{\text{CC}}=3.0~\text{V} \end{array}$		7		S	Excludes 00 <sub>H</sub> programming prior erasure	
	Word (16-bit) programming time		_	16	3600	μs	Excludes system-level overhead	
	Program/Erase cycle	—	10000			cycle		
	Flash Memory Data hold time	Average T <sub>A</sub> = + 85 °C	10			year	*	


•Flash Memory Program/Erase Characteristics

\* : The value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

• Use of the X0/X1, X0A/X1A pins




•Sample use with external clock input





#### ■ EXAMPLE CHARACTERISTICS


• MB90F482




(Continued)










(Continued) www.DataSheet4U.com






(Continued)









www.DataSheet4U.com

### ■ ORDERING INFORMATION

	Part number	Package	Remarks
www.da	MB90F481PF MB90F482PF MB90487BPF MB90488BPF MB90F488BPF MB90483CPF MB90F489BPF	100-pin plastic QFP (FPT-100P-M06)	
	MB90F481PFV MB90F482PFV MB90487BPFV MB90488BPFV MB90F488BPFV MB90483CPFV MB90F489BPFV	100-pin plastic LQFP (FPT-100P-M05)	

### PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)

#### (Continued)



Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

# 

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.