



- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- 100% R_G Tested

Description

Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRL2203NL) is available for low-profile applications.



Absolute Maximum Ratings

Symbol	Parameter	Max	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	116 ^⑦	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	82	
I_{DM}	Pulsed Drain Current ^①	400	
$P_D @ T_A = 25^\circ C$	Power Dissipation	3.8	W
$P_D @ T_C = 25^\circ C$	Power Dissipation	180	W
	Linear Derating Factor	1.2	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 16	V
I_{AR}	Avalanche Current ^①	60	A
E_{AR}	Repetitive Avalanche Energy ^①	18	mJ
dv/dt	Peak Diode Recovery dv/dt ^③	5.0	V/ns
T_J	Operating Junction and Storage Temperature Range	-55 to + 175	$^\circ C$
T_{STG}	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

Symbol	Parameter	Typ	Max	Units
R_{0JC}	Junction-to-Case ^⑨	—	0.85	$^\circ C/W$
R_{0JA}	Junction-to-Ambient (PCB mount, steady state) ^{⑩⑪}	—	40	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.029	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	7.0		$V_{GS} = 10\text{V}, I_D = 60\text{A}$ ④
		—	—	10		$V_{GS} = 4.5\text{V}, I_D = 48\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.0	—	3.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	73	—	—	S	$V_{DS} = 25\text{V}, I_D = 60\text{A}$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 30\text{V}, V_{GS} = 0\text{V}$
		—	—	250		$V_{DS} = 24\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -16\text{V}$
Q_g	Total Gate Charge	—	—	60	nC	$I_D = 60\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	14		$V_{DS} = 24\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	33		$V_{GS} = 4.5\text{V}$, See Fig. 6 and 13
R_G	Gate Resistance	0.2	—	3.0	Ω	
$t_{d(on)}$	Turn-On Delay Time	—	11	—		$V_{DD} = 15\text{V}$
t_r	Rise Time	—	160	—		$I_D = 60\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	23	—		$R_G = 1.8\Omega$
t_f	Fall Time	—	66	—		$V_{GS} = 4.5\text{V}$, See Fig. 10 ④
L_D	Internal Drain Inductance	—	4.5	—	Nh	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	3290	—	pF	$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance	—	1270	—		$V_{DS} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	170	—		$f = 1.0\text{MHz}$, See Fig. 5
E_{AS}	Single Pulse Avalanche Energy ②	—	1320 ⑥	290 ⑥	mJ	$I_{AS} = 60\text{A}, L = 0.16\text{mH}$

Source-Drain Ratings and Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	116 ⑦	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	400		
V_{SD}	Diode Forward Voltage	—	—	1.2		$T_J = 25^\circ\text{C}, I_S = 60\text{A}, V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	56	84	ns	$T_J = 25^\circ\text{C}, I_F = 60\text{A}$
Q_{rr}	Reverse Recovery Charge	—	110	170	nC	$di/dt = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.16\text{mH}$ $R_G = 25\Omega$, $I_{AS} = 60\text{A}$, $V_{GS}=10\text{V}$ (See Figure 12)
- ③ $I_{SD} \leq 60\text{A}$, $di/dt \leq 110\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ This is a typical value at device destruction and represents operation outside rated limits.
- ⑥ This is a calculated value limited to $T_J = 175^\circ\text{C}$.
- ⑦ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑨ R_0 is measured at T_J approximately 90°C




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T for P-Channel



*** $V_{GS} = 5.0V$ for Logic Level and 3V Drive Devices

Fig 14. For N-channel HEXFET® power MOSFETs

D²Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)

