

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4027B **flip-flops** Dual JK flip-flop

Product specification
File under Integrated Circuits, IC04

January 1995

Dual JK flip-flop

HEF4027B
flip-flops

DUAL JK FLIP-FLOP

The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (S_D), clear direct (C_D), clock (CP) inputs and outputs (O, \bar{O}). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (C_D) and set-direct (S_D) are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

FUNCTION TABLES

| inputs | | | | | outputs | |
|--------|-------|----|---|---|---------|-----------|
| S_D | C_D | CP | J | K | O | \bar{O} |
| H | L | X | X | X | H | L |
| L | H | X | X | X | L | H |
| H | H | X | X | X | H | H |

| inputs | | | | | outputs | |
|--------|-------|----|---|---|-------------|-----------------|
| S_D | C_D | CP | J | K | O_{n+1} | \bar{O}_{n+1} |
| L | L | / | L | L | no change | |
| L | L | / | H | L | H | L |
| L | L | / | L | H | L | H |
| L | L | / | H | H | \bar{O}_n | O_n |

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

/ = positive-going transition

 O_{n+1} = state after clock positive transition

PINNING

J,K synchronous inputs

CP clock input (L to H edge-triggered)

 S_D asynchronous set-direct input (active HIGH) C_D asynchronous clear-direct input (active HIGH)

O true output

 \bar{O} complement output

HEF4027BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4027BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4027BT(D): 16-lead SO; plastic (SOT109-1)

(): Package Designator North America

FAMILY DATA

 I_{DD} LIMITS category FLIP-FLOPS

see Family Specifications

Dual JK flip-flop


HEF4027B
flip-flops

Fig. 3 Logic diagram (one flip-flop).

Dual JK flip-flop

HEF4027B
flip-flops

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

| | V_{DD} V | symbol | min. | typ. | max. | typical extrapolation formula |
|--------------------------------------|---------------|----------------------|------|------|------|---|
| Propagation delays | | | | | | |
| $CP \rightarrow O, \bar{O}$ | 5 | | 105 | 210 | ns | $78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| HIGH to LOW | 10 | t_{PHL} | 40 | 80 | ns | $29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | 15 | | 30 | 60 | ns | $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | 85 | 170 | ns | $58 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 10 | t_{PLH} | 35 | 70 | ns | $27 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | 15 | | 30 | 60 | ns | $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $S_D \rightarrow O$ | 5 | | 70 | 140 | ns | $43 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 10 | t_{PLH} | 30 | 60 | ns | $19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | 15 | | 25 | 50 | ns | $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $C_D \rightarrow O$ | 5 | | 120 | 240 | ns | $93 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| HIGH to LOW | 10 | t_{PHL} | 45 | 90 | ns | $33 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | 15 | | 35 | 70 | ns | $27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $S_D \rightarrow \bar{O}$ | 5 | | 140 | 280 | ns | $113 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| HIGH to LOW | 10 | t_{PHL} | 55 | 110 | ns | $44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | 15 | | 40 | 80 | ns | $32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $C_D \rightarrow \bar{O}$ | 5 | | 75 | 150 | ns | $48 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 10 | t_{PLH} | 35 | 70 | ns | $24 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | 15 | | 25 | 50 | ns | $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| Output transition times | 5 | | 60 | 120 | ns | $10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ |
| HIGH to LOW | 10 | t_{THL} | 30 | 60 | ns | $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ |
| | 15 | | 20 | 40 | ns | $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | 60 | 120 | ns | $10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ |
| | 10 | t_{TLH} | 30 | 60 | ns | $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ |
| | 15 | | 20 | 40 | ns | $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$ |
| Set-up time | 5 | | 50 | 25 | ns | |
| $J, K \rightarrow CP$ | 10 | t_{su} | 30 | 10 | ns | |
| | 15 | | 20 | 5 | ns | |
| Hold time | 5 | | 25 | 0 | ns | |
| $J, K \rightarrow CP$ | 10 | t_{hold} | 20 | 0 | ns | |
| | 15 | | 15 | 5 | ns | |
| Minimum clock pulse width; LOW | 5 | | 80 | 40 | ns | see also waveforms Figs 4 and 5 |
| | 10 | t_{WCPL} | 30 | 15 | ns | |
| | 15 | | 24 | 12 | ns | |
| Minimum S_D, C_D pulse width; HIGH | 5 | | 90 | 45 | ns | |
| | 10 | t_{WSDH}, t_{WCDH} | 40 | 20 | ns | |
| | 15 | | 30 | 15 | ns | |
| Recovery time for S_D, C_D | 5 | | 20 | -15 | ns | |
| | 10 | t_{RSD}, t_{RCD} | 15 | -10 | ns | |
| | 15 | | 10 | -5 | ns | |

Dual JK flip-flop

HEF4027B
flip-flops

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

| | $V_{DD} \text{ V}$ | symbol | min | typ | max | |
|--|--------------------|------------|---------------|---------------|-------------------|------------------------------|
| Maximum clock pulse frequency $J = K = \text{HIGH}$ | 5 10 15 | f_{\max} | 4 12 15 | 8 25 30 | MHz MHz MHz | see also waveforms Fig. 4 |

| | $V_{DD} \text{ V}$ | typical formula for $P (\mu\text{W})$ | where |
|---|--------------------|--|--|
| Dynamic power dissipation per package (P) | 5 10 15 | $900 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $4500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $13200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ | $f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$ |




Fig. 4 Waveforms showing set-up times, hold times and minimum clock pulse width.
Set-up and hold times are shown as positive values but may be specified as negative values.

Dual JK flip-flop


HEF4027B
flip-flops

Fig. 5 Waveforms showing recovery times for S_D and C_D ; minimum S_D and C_D pulse widths.

APPLICATION INFORMATION

Some examples of applications for the HEF4027B are:

- Registers
- Counters
- Control circuits