

PAGING DECODER

GENERAL DESCRIPTION

The PCA5000AT is a fully integrated decoder for the CCIR Radio Paging Code number 1 (POCSAG-code). It supports two basic modes of operation:

Alert-Only-Pager. This is a stand-alone mode in which the PCA5000AT scans inputs from three external switches that relate to the states ON, OFF and SILENT. Only a few external components are required to build an Alert-Only pager.

Display-Pager. In this mode, received calls and messages are transferred via the IC's serial communication interface to an external microcontroller. A built-in voltage converter can double the supply voltage output and perform level shifting on the interface signals.

Call-alert cadences are generated when valid calls and messages are received, and status cadences to indicate the present state of the decoder are generated following a status interrogation. An on-chip 5 x 9-bit static RAM with battery back-up is provided for programming two user-addresses and for special functions. Synchronization of the input data stream is achieved by the built-in ACCESS algorithm which allows data to be synchronized without preamble detection and minimizes battery power consumption by receiver-enable control. One of three error correction algorithms is applied to received code words to optimize the call success rate.

The PCA5000AT is fabricated in SACMOS-technology to ensure low power consumption at low supply voltages. Typical applications are alert-only pagers, numeric/alphanumeric display pagers, cellular radio and data/telemetry decoders.

Features

- Wide operating supply voltage range (1.7 to 6.0 V)
- Very low supply current (15 μ A typ.)
- Decodes CCIR Radio Paging Code number 1
- Data rate: 512 bits/s
- Powerful 'ACCESS' synchronisation algorithm
- Supports two user addresses
- Four cadences per user address
- Silent call storage, up to four different calls
- Interfaces directly to the UAA2033 digital paging receiver
- Directly drives a 2 kHz bleeper
- High-level alert facility requires only a single external transistor
- Receiver-enable control for battery economy
- On-chip static RAM, non-volatile with battery back-up
- On-chip voltage converter
- Level-shifted microcontroller interface
- Battery-low alert
- Out-of-range indication (optional)

PACKAGE OUTLINE

28-lead mini-pack; plastic (SO28; SOT136A.)




Fig. 1 Block diagram.

PINNING




Fig. 2 Pinning diagram.

DEVELOPMENT DATA

pin	mnemonic	description
1	VB	RAM back-up negative supply voltage
2	PR	programming enable input
3	DI	serial data input
4	WR	programming WRITE input
5	X1	oscillator input
6	X2	oscillator output
7	TS	test mode enable input
8	QR	alert high-level output/vibrator output
9	OR	out-of-range output
10	RE	receiver enable output
11	AL	alert low-level output
12	BS	battery sense input
13	VSS	negative supply voltage
14	AI	alarm input
15	BL	battery-low output
16	SK	silent key/mute input
17	OFF	off key/reset input
18	ON	on key/on-off input
19	QS	vibrator enable input
20	DO	received data output
21	n.c.	not connected
22	DS	received data strobe output
23	FL	frequency reference output
24	PC	power control input to voltage converter
25	VREF	microcontroller interface negative reference voltage
26	CN	voltage converter external capacitor (negative)
27	CP	voltage converter external capacitor (positive)
28	VDD	positive supply voltage (common)

FUNCTIONAL DESCRIPTION

Operating modes

The decoder has two basic operating modes; alert-only-pager and display-pager. There is also a programming mode in which the contents of the internal RAM are programmed or verified. The RAM holds two user-addresses and special function bits.

Alert-Only-Pager

No external microcontroller is required in this mode.

Tone-alert cadences are generated when valid calls are received. Four different alert cadences are available and are called by combinations of the function bits. The voltage doubler is disabled in this mode.

The decoder continually scans the inputs ON, OFF and SK from the external switches ON, OFF and SILENT that determine the internal operating status. Operating one of the switches first causes the cadence of the existing internal status to be generated and then, after 1.5 s switch operation, generation of a cadence to indicate the new internal status of the decoder.

Display-Pager

In this mode the decoder receives calls/messages and directs those addressed to one of the two stored user addresses to an external microcontroller for post-processing and display. Tone-alert cadences are generated when valid calls are received.

The decoder provides a doubled supply voltage output to the microcontroller and associated hardware, and the interface signals are level-shifted to allow direct coupling to the microcontroller.

The internal state of the decoder is determined by the logic levels on the static inputs ON and SK.

Internal states

If the decoder is in one of the two operating modes, its internal status is always one of the following:

OFF state. This is the power-saving inactive state in which no decoding takes place and the paging receiver is disabled. Scanning of the ON, OFF and SK inputs is maintained to allow state-changes to be effected.

ON state. This is the normal active state of the decoder. Received calls and messages are compared with the two user addresses stored in the RAM. When the validity of incoming calls is confirmed, appropriate cadences are generated and data is shifted out via the serial microcontroller interface.

SILENT state. This is the same as the ON state except that alert cadences are not generated following valid calls. Instead, if programmed as an alert-only pager, the decoder stores up to four different calls. The appropriate alert cadences are generated after the decoder has been returned to the ON-state. However, special silent override calls will cause generation of alert cadences.

POCSAG code structure

A transmission using the CCIR Radio Paging Code No. 1 (POCSAG code) is structured according to the following rules (see Fig. 3)

The transmission is started by sending a preamble which is a sequence of at least 576 continually alternating bits (01010101 . . .). The preamble precedes a number of batch blocks. The transmission is terminated after the last batch.

Every batch comprises a synchronisation code word with a fixed 32-bit pattern followed by eight frames (numbered 0 to 7). Only complete batches are transmitted.

A frame comprises two code words, each 32 bits long. A code word is either an address, message or an idle code word. Idle code words are transmitted to fill empty batches or to separate messages.

An address code word is coded as shown in Fig. 3; 18 bits of the 21-bit user address are coded in the code word and are protected against transmission errors by a CRC check word (bits 22 to 31). The other three bits of the user address are coded in the number of the frame in which the address code word is transmitted. Two function bits (bits 20 and 21) allow distinction between four different calls to one user address.

A message code word contains 20 bits of any information, these are also protected by a check word.




Fig. 3 POCSAG coding structure.

FUNCTIONAL DESCRIPTION (continued)**Decoding**

The POCSAG-coded input data is first noise-filtered by a digital filter. A sampling clock, synchronous to the 512 bits/s data rate, is derived from the filtered data.

Synchronization is performed on the POCSAG code structure using the ACCESS algorithm, which is a five-stage state mechanism.

The decoder first searches the data stream for preamble or synchronization code word patterns. Before synchronism can be achieved, the decoder must ascertain that synchronization code words are correctly positioned at the beginning of each batch. When the correct structure is detected, the decoder switches to the 'receive mode'. (The receiver enable output (RE) is active before input data is required.) Error correction algorithms are applied to the data.

If synchronization is lost (i.e. no synchronization code word found at the beginning of the next batch) the decoder enters a two-step recovery mechanism. In the first step, over the next 15 batches, the decoder attempts to resynchronize by bit-wise shifting its frame window. A 'carrier off' state is entered in the second step, in this the data stream is tested convolutionally for a preamble or synchronization code word at every effective bit position within a continuous stream of at least 17 batches. When synchronization is regained, the decoder returns to the 'receive mode'.

In the 'receive mode', the input data stream is sampled at the frame position pointed to by the RAM program and the sampled code words are error-corrected. If they are address code words, they are compared with the two user addresses from the RAM. If the result of this comparison is 'true', the following actions take place:

- a store is set for a call-alert cadence. The cadence will relate to the combination of the function bits in the accepted code word but will not be generated until the call has been terminated;
- the receiver enable output (RE) is held active so that reception of the call can continue. This condition remains until
 - another address code word or an IDLE instruction is received
 - the error-correction algorithm fails to generate a code word
 - synchronisation is lost;
- message code words attached to the validated address code word are transferred via the serial communication interface to the external microcontroller.

Programming

The on-chip RAM is organized in five 9-bit words (Fig. 4). It is used to store two user addresses (receiver identification codes) and six programmed special function bits. A lithium back-up battery maintains data retention when the main power supply is removed.

	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
word 0	A08	A07	A06	A05	A04	A03	A02	A01	A00
word 1	A17	A16	A15	A14	A13	A12	A11	A10	A09
word 2	B08	B07	B06	B05	B04	B03	B02	B01	B00
word 3	B17	B16	B15	B14	B13	B12	B11	B10	B09
word 4	FR2	FR1	FR0	SP6	SP5	SP4	SP3	SP2	SP1

where:

AXX are 18 bits of user address 'A'

BXX are 18 bits of user address 'B'

FR2 to FR0 are frame number bits common to both addresses 'A' and 'B'

SP6 to SP1 are special function bits.

Fig. 4 RAM organization.

A user address in POCSAG code comprises 21 bits, three of which are coded in the frame number. In the PCA5000AT the frame number is common to both user addresses.

The special function bits are programmable to select from the following:

- bit SP1: 0 alert-only-pager mode; silent override enabled on address 'B'
1 display-pager mode
- SP2: 0 enable voltage converter (SP1 = 1)
1 disable voltage converter (SP1 = 1); cadence 1 also for FC = 11
- SP3: 0 1-bit error-correction on message code words
1 4-bit burst error-correction on message code words on address 'B' (FC = 00 or 11)
- SP4: free for user-application
- SP5: 0 silent override enabled on address 'B' (FC = 01 or 10)
1 silent override enabled on address 'B' (FC = 00 or 11)
- SP6: 0 silent override disabled on address 'A' (FC = 10)
1 silent override enabled on address 'A' (FC = 10)

The programming mode is entered by holding input PR at V_{DD} during power-on; exit from the programming mode is made by removing the main power supply. The back-up battery must remain connected to the PCA5000AT to keep the RAM contents when the main power supply is removed. During programming, inputs ON, OFF and SK must not all be '1' at the same time.

Programming of the RAM and verifying its contents is performed in a sequence starting with word 0, bit 0 and progressing through each of the five words in turn. Input and output is a serial operation; X1 is the shift clock input and DI, DO are respectively the data input and output.

During the RAM programming operation, a negative-going pulse first on WR and then on PR copies the 9 bits just shifted in into the RAM and switches to the next word (see Fig. 10).

During the RAM verify operation, reading the first word is triggered by a negative-going pulse on PR, which also switches to the next word in the sequence after 9 bits have been read (see Fig. 11).

Exit from the programming mode should be made after programming or verification of the RAM contents has been performed on all five words.

DEVELOPMENT DATA

FUNCTIONAL DESCRIPTION (continued)




Fig. 5 Example of bit conversion in user address programming.

Generation of output signals

Alerter interface

The alerter interface provides for the acoustic signalling of calls received (Fig. 8) and of changes of pager status (Fig. 9).

When valid calls are received and the pager is in the ON state, the decoder generates 2 kHz squarewave output signals to produce tone alert cadences via a magnetic or piezoceramic 2 kHz bleeper. The cadence signals differ in modulation according to the two function bits FC in the address code word (Fig. 6b). The PCA5000AT supports two levels of alerter loudness: during the first four seconds, cadences are generated at low intensity (output AL active, output QR inactive); during the following twelve seconds, the intensity is increased (outputs AL and QR both active).

The alert tone generation is automatically terminated after sixteen seconds. Alert cadences are also terminated by an ON, OFF or SILENT input when in alert-only-pager mode, or by pulsing the status/reset input in display-pager mode.


If the call is a message with subsequent message code words, alert cadence generation begins after the message has been terminated.

The alerter generates cadences to indicate the present internal status when interrogated and, when the main supply is low, gives a battery-low indicator output and generates an alarm tone.

Serial communication interface

This interface facilitates communication with an external microcontroller. Data is transmitted serially in the format shown in Fig. 6.

After receiving a valid address code word, transmission commences by sending a start command. The start command contains function data from the RAM, user address called (A or B) and function control bits FC from the address code word. The transmission continues with message words that contain the data from the received message code words. The end of a message transfer is marked by the sending of a stop command or another start command. In a stop command, bit 2 indicates that the call was successfully terminated.



a) Message format

DEVELOPMENT DATA

bit	0	1	2	3	4	5	6	7
	0	1	SP3	SP6	SP5	user address A or B	address bit 20 (FC)	address bit 21 (FC)

b) Start command format

bit	0	1	2	3	4 to 23			
	1	1	1	1	message code word bits 2 to 21 as received			

c) Message word format

bit	0	1	2	3	4	5	6	7
	0	0	successful termination	\overline{QS} input	SP4	SP2	not used	not used

d) Stop command format

Fig. 6 Serial communication interface.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
 V_{DD} is referred to as 0 V (ground)

parameter	symbol	min.	max.	unit
Supply voltage	V _{SS} = V ₁₃₋₂₈	+ 0.5	-7.0	V
RAM back-up supply voltage	V _B	V _{SS} + 0.8	-6.0	V
Input voltage on pins ON, OFF, SK, AI, PC, FL, BL, DS, DO	V _I	0.8	V _{REF} -0.8	V
Input voltage on any other pin	V _I	0.8	V _{SS} -0.8	V
Power dissipation per output	P _O	-	100	mW
Total power dissipation	P _{tot}	-	250	mW
Operating ambient temperature range	T _{amb}	-10	+ 60	°C
Storage temperature range	T _{stg}	-55	+ 125	°C

CHARACTERISTICS: Alert-Only-Pager (SP1 = 0)

V_{DD} = 0 V; V_{SS} = -2.7 V; V_{REF} = -2.7 V; V_B = -3.0 V; T_{amb} = 25 °C; quartz crystal f = 32.768 kHz,
 R_{Smax} = 40 kΩ, C₁ (Fig. 12) = 8 to 40 pF

parameter	conditions	symbol	min.	typ.	max.	unit
Operating supply voltage range		V _{SS}	-1.7	-2.7	-6.0	V
Operating supply current	all outputs open; all inputs at V _{SS} ; voltage converter off	I _{SS}	-	-	-22.0	μA
Level at which RAM switches to V _B		V _{SS(sw)}	-1.2	-	-1.7	V
Supply current; peak value	AL = LOW	I _{SSM}	-	-	-45.0	mA
Input voltage LOW PR, DI, BS, QS, WR, TS		V _{IL}	0.7 V _{SS}	-	-	V
AI, ON, OFF, SK, PC		V _{IL}	0.7 V _{REF}	-	-	V
Input voltage HIGH PR, DI, BS, QS, WR, TS		V _{IH}	-	-	0.3 V _{SS}	V
AI, ON, OFF, SK, PC		V _{IH}	-	-	0.3 V _{REF}	V

CHARACTERISTICS: Alert-Only-Pager (continued)

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Input current						
PR, TS, BS	$V_I = V_{DD}$	I_I	7.0	—	18.0	μA
WR	$V_I = V_{SS}$	I_I	-9.0	—	-28.0	μA
DI	$V_I = V_{DD};$ $V_{RE} = V_{SS}$	I_I	6	—	16	μA
PR, TS, BS, DI, QS, PC	$V_I = V_{SS}$	I_I	—	—	-0.1	μA
WR, QS, PC	$V_I = V_{DD}$	I_I	—	—	0.1	μA
AI, ON, OFF, SK,	$V_I = V_{DD}$	I_I	6.0	—	16.0	μA
AI, ON, OFF, SK	$V_I = V_{SS}$	I_I	—	—	-0.1	μA
Input capacitance						
BS, DI, PR, WR,		C_I	—	—	5	pF
QS, TS		C_I	—	—	5	pF
AI, ON, OFF, SK, PC		C_I	—	—	5	pF
X1		C_I	—	—	5	pF
Output current LOW						
RE, OR, QR	$V_{OL} = -1.35 V$	I_{OL}	10.0	—	—	μA
DO, DS, BL, FL	$V_{OL} = -1.35 V$	I_{OL}	10.0	—	—	μA
AL	$V_{OL} = -1.5 V$	I_{OL}	17.5	—	41.5	mA
Output current HIGH						
RE	$V_{OH} = -1.35 V$	$-I_{OH}$	10.0	—	—	μA
OR, QR	$V_{OH} = -1.35 V$	$-I_{OH}$	10.0	540	750	μA
DO, DS, BL, FL	$V_{OH} = -1.35 V$	$-I_{OH}$	10.0	—	—	μA
AL	AL = high impedance	$-I_{OH}$	—	—	0.2	μA
Output capacitance						
X2		C_O	19	—	23	pF
Power-on reset threshold		V_{POR}	-1.10	—	-1.4	V

CHARACTERISTICS: Display-pager; alphanumeric mode (SP1 = 1, SP2 = 1)

CN and CP open circuit;

$V_{DD} = 0 V$; $V_{SS} = -3.0 V$; $V_{REF} = -6.0 V$; $T_{amb} = 25 \text{ }^\circ\text{C}$; quartz crystal $f = 32.768 \text{ kHz}$,

$R_{Smax} = 40 \text{ k}\Omega$, C_1 (Fig. 13) = 8 to 40 pF

parameter	conditions	symbol	min.	typ.	max.	unit
Operating supply voltage range		V_{SS}	-1.7	—	-3.0	V
Microcontroller interface negative reference		V_{REF}	V_{SS}	—	-6.0	V
Input current						
AI, ON, OFF, SK	$V_I = V_{REF}$ or V_{DD}	I_I	—	—	0.1	μA

CHARACTERISTICS: Display-pager; numeric mode (SP1 = 1, SP2 = 0)

220 nF capacitor connected to CN, CP;

VDD = 0 V; VSS = -3.0 V; Tamb = 25 °C;

quartz crystal f = 32.768 kHz, RSmax = 40 kΩ, C1 (Fig. 13) = 8 to 40 pF

parameter	conditions	symbol	min.	typ.	max.	unit
Operating supply voltage range		VSS	-1.7	—	-3.0	V
Voltage converter VREF output: output voltage	VSS = -3.0 V; no load	VREF	-5.95	—	-6.0	V
	VSS = -2.0 V; IVREF = 150 μA; PC = 0	VREF	-2.7	—	—	V
	VSS = -2.0 V; IVREF = 45 μA; PC = 1	VREF	-2.7	—	—	V
output current	VSS = -2.0 V; PC = 0	IVREF	-150	—	—	μA
	VSS = -2.0 V; PC = 1	IVREF	-45	—	—	μA
Input current AI, ON, OFF, SK	VI = VREF or VDD	II	—	—	0.1	μA

TIMING: Display-pager (SP1 = 1)

VDD = 0 V; VSS = -2.7 V; Tamb = 25 °C;

quartz crystal f = 32.768 kHz, RSmax = 40 kΩ, C1 (Fig. 13) = 8 to 40 pF

parameter	conditions	symbol	min.	typ.	max.	unit
Oscillator frequency		fosc	—	32.768	—	kHz
Alerter frequency		falert	—	2048	—	Hz
Data input rate		fDI	—	512	—	bits/s
Frequency reference FL output		fFL	—	16.384	—	kHz
Data input transition time		tTDI	—	—	100	μs
Preamble duration			1125	—	—	ms
Batch duration		tBAT	—	1062.5	—	ms
Bit period		tBIT	—	1.9531	—	ms
Data output rate		fDO	—	512	—	bit/s
Data output transition time	CL = 5 pF	tDTO	—	—	100	ns
Data strobe clock period		tDS	—	1.9531	—	ms
Data output set-up time		tDOS	—	1.77	—	ms
Data strobe pulse width		tDSW	61	122	—	μs
Data hold time		tDH	30.5	61	—	μs
Call alert period		tALT	—	16	—	s
Call alert (low level) AL output only		tALL	—	4.0	—	s
Call alert (high level) QR and AL outputs		tALH	—	12.0	—	s

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Call alert cycle period		t _{ALC}	—	1.0	—	s
Call alert pulse period		t _{ALP}	—	125	—	ms
Status pulse set-up time		t _{STP}	10.0	330	—	μs
Status pulse duration		t _{STD}	10.0	330	—	μs
Status alert period		t _{STON}	—	62.5	—	ms
Status alert delay		t _{STOF}	—	62.5	—	ms
Receiver control RE transition time	C _L = 5 pF	t _{RXT}	—	—	100	ns
RE establishment time		t _{RXON}	—	31.2	—	ms
Programming:						
data clock period		t _{PDC}	—	100	—	μs
data settling time		t _{PDS}	20.0	—	—	μs
write set-up time		t _{WSU}	20.0	—	—	μs
write pulse width		t _{WP}	10.0	—	—	μs
program input pulse width		t _{PR}	10.0	—	—	μs
program input settling time		t _{PRS}	20	—	—	μs
Power-on reset pulse width		t _{POR}	7.5	—	—	μs
Program start delay time		t _{CSU}	20.0	—	—	μs
Program data hold time		t _{PDE}	10.0	—	—	μs
Data clock period LOW		t _{X1}	10.0	50.0	—	μs




Fig. 7 Serial communications interface timing.




Fig. 8 Call alert cadences; FC refers to function control bits 20 and 21 in the address code word.




Fig. 9 Status indication cadences.

DEVELOPMENT DATA




Fig. 10 Timing of RAM programming operation.




Fig. 11 Timing of RAM verify operation.

APPLICATION INFORMATION





Fig. 12 Example of alert-only pager.

DEVELOPMENT DATA



7261689_3

Fig. 13 Example of display-pager in alphanumeric mode with voltage converter enabled.

Application notes*Input pins*

The programming control inputs have internal biasing resistors of sufficiently low impedance to provide safe operation even if the pins are left open circuit.

Pin 1 (V_B): RAM back-up battery negative supply. Connect this pin to the negative terminal of a lithium battery and connect the positive battery terminal to V_{DD}. This battery supply ensures data retention when the main supply voltage is removed.

Pin 2 (PR): programming enable, normally LOW. To enter the programming mode, pull this input HIGH when connecting the main supply voltage.

Pin 3 (DI): serial data input. During normal operation, POCSAG-coded data is received via this pin. When in programming mode, data to be stored in the internal RAM is read from this input whenever a pulse on X1 occurs.

Pin 4 (WR): programming write input, normally HIGH. A positive edge on this pin copies the preceding word shifted into the internal RAM. Keep this pin HIGH during RAM-read operations.

Pin 5 (X1): oscillator input. Connect a 32 kHz crystal to this pin during normal operation. When in programming write mode, a positive edge on X1 shifts the data present on DI to the internal register. When in programming read mode, a positive edge on X1 moves the next bit from the internal register to DO.

Pin 6 (X2): oscillator output. Return connection to the 32 kHz crystal.

Pin 7 (TS): test mode enable input, **always** LOW.

Pin 12 (BS): battery sense input. The decoder samples this input when it is in the ON state and the receiver is enabled. Every single sample is copied to the BL output. A continuous high-level alert tone is generated if four sequential samples are HIGH.

Pin 13 (V_{SS}): main negative supply voltage. Remove the voltage from this pin to leave the programming mode. The RC combination of 22 Ω and 10 μF (Figs 12 and 13) should remain connected; disconnect the battery only.

Pin 14 (AI): alarm input, normally LOW. A HIGH on this input causes a continuous high-level alert tone to be generated. The input may be pulsed to modulate the output tone.

Pin 16 (SK): silent key/mute input.

Alert-Only-Pager: push-button switch input, pushing the switch selects SILENT state.

Display-Pager: static input, when HIGH no calls are stored and no alert tones are generated for calls received.

Pin 17 (OFF): off key/reset input.

Alert-Only-Pager: push-button switch input, pushing the switch selects OFF state.

Display-Pager: static input, normally LOW. A positive-going pulse on this input causes (a) status indication cadences to be generated if the decoder is not alerting or (b) resetting an alert call or a battery-low alert if active.

Pin 18 (ON): on key/on-off input.

Alert-Only-Pager: push-button switch input. Pushing the switch selects ON state.

Display-pager: static input. LOW level selects OFF state, HIGH level selects ON state.

Pin 19 (QS): vibrator enable input, normally LOW. A HIGH level enables the vibrator output logic and switches QR to vibrator output.

Pin 24 (PC): voltage converter power control. The level on this pin determines the output impedance of the voltage converter. LOW selects low impedance, HIGH selects high impedance.

Pin 26 (CN): voltage converter external capacitor, negative connection.

Input pins (continued)

Pin 27 (CP): voltage converter external capacitor, positive connection.

Pin 28 (V_{DD}): main positive supply input. This pin is common to all supply voltages and is referred to as GROUND.

Output pins

Pin 8 (QR): alert high-level output/vibrator output. This output can directly drive an external bipolar transistor to control a vibrator-type alerter if QS is set HIGH, or supports high-level alerting in conjunction with AL.

Pin 9 (OR): out-of-range output, active HIGH. If the decoder detects 'carrier-off', an output is generated for the duration of the synchronization scan period. Connecting OR to QR provides alert tone generation during 'carrier-off'.

Pin 10 (RE): receiver enable output, active HIGH. Connect the radio paging receiver power control input to this pin to minimize power consumption. Whenever no input data is required, the PCA5000AT will disable the paging receiver to conserve power.

Pin 11 (AL): alert low-level output, active LOW. The low-level alert tone is generated via this output; the alert becomes high-level in conjunction with QR.

Pin 15 (BL): battery-low output, active HIGH. Every time the PCA5000AT samples the BS input, data sensed is output on this pin.

Pin 20 (DO): received data output. During normal operation, accepted calls and possibly subsequent message code words are output via this pin at a rate of 512 bits/s. When in programming read mode, data read from the internal RAM is presented bit-by-bit on this pin.

Pin 22 (DS): received data strobe output, active LOW. In normal operation, every time this output goes LOW, the next bit on the DO output is valid.

Pin 23 (FL): frequency reference output. If the decoder is programmed as a Display-Pager, a 16 kHz squarewave reference is output from this pin.

Pin 25 (V_{REF}): microcontroller interface negative reference voltage. The LOW level of pins FL, BL, DO, DS, AI, ON, OFF, SK and PC is related to the voltage on V_{REF}.

Alert-Only-Pager: Connect V_{REF} output to V_{SS}.

Display-Pager: The doubled negative supply voltage generated by the internal voltage converter is output from V_{REF}. The V_{REF} pin may also be driven from an external supply if the capacitor across CN/CP is removed and CN/CP are left open circuit.

DEVELOPMENT DATA