
## HC2509C

#### **Features**

- Phase-Locked Loop Clock Distribution for Synchronous DRAM Applications
- Supports PC-100 and Meets "PC100 SDRAM registered DIMM Specification Rev. 1.2"
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- No External RC Network Required
- External Feedback (FBIN) Pin is Used to Synchronize the Outputs to the Clock Input
- Separate Output Enable for Each Output Bank
- Operates at 3.3 V V<sub>cc</sub>
- 125 MHz Maximum Frequency
- On-chip Series Damping Resistors
- Support Spread Spectrum Clock(SSC) Synthesizers
- ESD Protection Exceeds 3000 V per MIL-STD-883, Method 3015; Exceeds 350 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 400 mA per JESD 17
- Packaged in Plastic 24-Pin Thin Shrink Small-Outline Package

### **Pin Configuration**



### **General Description**

The HC2509C is a low-skew, low jitter, phase-locked loop(PLL) clock driver, distributing high frequency clock signals for SDRAM.

The HC2509C operates at 3.3V V<sub>cc</sub> and provides integrated series-damping resistors that make it ideal for driving point-to-point loads. The propagation delay from the CLK input to any clock output is nearly zero.

One bank of five outputs and one bank of four outputs provide nine low-skew and low-jitter clocks. Each bank of outputs can be enabled or disabled separately via the control inputs (1G and 2G). Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK.


The HC2509C is specially designed to interface with high speed SDRAM applications in the range of 25MHz to 125MHz and includes an internal RC network which provides excellent jitter characteristics and eliminates the needs for external components. For the test purpose, the PLL can be bypassed by strapping  $AV_{cc}$  to ground.

The HC2509C is characterized for operation from 0°C to 85°C.

## **Function Table**

INPUTS			OUTPUTS				
1G	2G	CLK	1Y	2Y	FBOUT		
		OLIK	(0:4)	(0:3)	1 5001		
X	X	L	٦	L	L		
L	L	Н	L	L	Н		
L	Н	Н	L	Н	Н		
Н	L	Н	Н	L	Н		
Н	Н	Н	н н		Н		

# **Functional Block Diagram**



**Table 1. Pin Description** 

Pin Name	Pin No.	Туре	Functional Description
CLK	24	I	Clock Input. CLK provides the reference signal to the internal PLL.
FBIN	13	I	Feedback Input. FBIN provides the feedback signal to the internal PLL.
IG	11	I	Output Bank Enable. When 1G is high, all outputs 1Y(0:4) are enabled. When 1G is low, Outputs 1Y(0:4) are disabled to a logic-low state.
2G	14	I	Output Bank Enable. When 2G is high, all outputs 2Y(0:3) are enabled. When 2G is low, Outputs 2Y(0:3) are disabled to a logic-low state.
FBOUT	12	0	Feedback Output. FBOUT completes the feedback loop of the PLL by being wired to FBIN.
1Y(0:4)	3,4,5,8,9	0	Clock Outputs. These outputs provide low-skew copies of CLKIN. Each output has an embedded series-damping resistor.
2Y(0:3)	16,17, 20,21	0	Clock Outputs. These outputs provide low-skew copies of CLKIN. Each output has an embedded series-damping resistor.
AV <sub>cc</sub>	23	Power	Analog Power Supply. $AV_{cc}$ provides the power reference for the analog circuitry. $AV_{cc}$ can be also used to bypass the PLL for the test purpose. When $AV_{cc}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog Ground. AGND provides the ground reference for the analog circuitry.
V <sub>cc</sub>	2,10,15,22	Power	Power Supply
GND	6,7,18,19	Ground	Ground

Table 2. Absolute Maximum Ratings Over Operating Free-air Temperature Range

Symbols	Parameter	Value	Unit	Conditions
V <sub>cc</sub>	Supply Voltage Range	-0.5 to 4.6	V	
Vı	Input Voltage Range	-0.5 to 6.5	V	
Vo	Voltage Range applied to any input in the high or low state	-0.5 to Vcc+0.5	٧	
I <sub>IK</sub>	Input Clamp Current	± <b>50</b>	mA	$V_I < 0 \text{ or } V_I > 0$
I <sub>ok</sub>	Output Clamp Current	± <b>50</b>	mA	$V_o$ <0 or $V_o$ >
l <sub>o</sub>	Continuous Output Current	± <b>50</b>	mA	$V_o=0$ to $V_{cc}$
P <sub>MAX</sub>	Maximum Power Dissipaiton	0.7	W	
T <sub>stg</sub>	Storage Temperature Range	-65 to 150	°C	

**Table 3. Recommended Operating Conditions** 

Symbol	Parameter	Va	lue	Unit	Condition	
Symbol	r ai ailletei	Min	Max	Oill	Condition	
AV <sub>cc</sub>	Supply Voltage	3	3.6	V		
V <sub>IH</sub>	High-level Input Voltage	2		V		
$V_{\text{IL}}$	Low-level Input Voltage		0.8	V		
V <sub>i</sub>	Input Voltage	0	V <sub>cc</sub>	V		
I <sub>OH</sub>	High-level Output Current		-12	mA		
<b>I</b> <sub>OL</sub>	Low-level Output Current		12	mA		
T <sub>A</sub>	Operating Free-air Temperature	0	85	°C		

Table 4. Electrical Characteristics Over Recommended Operating Free-air Temperature Range

Symbol	Value			Unit	v (\/)	Test Conditions		
Symbol	Min	Тур	Max	Offic	V <sub>cc</sub> (V)	rest Conditions		
V <sub>IK</sub>			-1.2	V	3	$I_1 = -18mA$		
	V <sub>cc</sub> - 0.2				Min to Max	$I_{OH} = -100 \mu A$		
V <sub>OH</sub>	2.1			V	3	$I_{OH} = -12 \text{ mA}$		
	2.4			V	3	$I_{OH} = -6 \text{ mA}$		
			0.2		Min to Max	$I_{OL} = 100 \mu A$		
$V_{OL}$			0.8	V	3	l <sub>oL</sub> = 12 mA		
			0.55	V	3	$I_{OL} = 6 \text{ mA}$		
l <sub>l</sub>			± <b>5</b>	μΑ	3.6	$V_I = V_{cc}$ or GND		
Icc			10	μΑ	3.6	$V_1 = V_{cc}$ or GND, $I_0 = 0$ Ouputs: low or high		
С			500	μΑ	3.3 to 3.6	One input at $V_{cc}$ - 0.6V, Other Inputs at $V_{cc}$ or GND		
C <sub>i</sub>		4		pF	3.3	$V_I = V_{cc}$ or GND		
C。		6		pF	3.3	$V_o = V_{cc}$ or GND		

Table 5.Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-air Temperature

Symbol	Parameter	Va	Unit	
	Farameter	Min	Max	Oilit
f <sub>clock</sub>	Clock Frequency	25	125	MHz
	Input Clock Duty Cycle	40	60	%
	Stabilization Time♣		1	ms


 $<sup>\</sup>S$  Time to obtain phase lock of its feedback signal to its reference signal.

Table 6. Switching Characteristics Over Recommended Ranges of Supply Voltage and Operating Free-air Temperature.(CL=30pF) (see Figure 1 and 2) †


Parameter	From(Input)	TO(Output)	Vcc = 3.3V ±0.165V			Vcc = 3.3V±0.3V			Unit
			Min	Тур	Max	Min	Тур	Max	
t <sub>phase error</sub> § (normalized)	66MHz < CLKIN↑< 100MHz	FBIN↑	-150		-150				ps
(Hormanzeu)	CLKIN↑ = 100MHz	FBIN↑	-50		50				ps
t <sub>sk</sub>	Any Y of FBOUT	Any Y or FBOUT						200	ps
Jitter <sub>(pk-pk)</sub>	CLKIN > 66MHz	Any Y or FBOUT				-100		100	ps
Duty Cycle	CLKIN > 66MHz	Any Y or FBOUT				45		55	%
<b>t</b> r		Any Y or FBOUT		1.3	1.9	0.8		2.1	ns
<b>t</b> <sub>f</sub>		Any Y or FBOUT		1.7	2.5	1.2		2.7	ns

**<sup>†</sup>**These parameters are not production tested.

Figure 1. Load Circuit and Voltage Waveforms



**Load Circuit For Outputs** 



**Voltage Waveforms** 

## **Propagation Delay Times**

Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  100MHz,  $Z_{o}$  =50 $\Omega,\,t_{r}$ =1.2ns,  $t_{r}$ =1.2ns

2.The outputs are measured one at a time with one transition per measurement.

A Phase error does not include jitter.

Figure 2. Phase Error and Skew Calculations

