## DATA SHEET

## TDA4686 <br> Video processor with automatic cut-off control

Product specification
Supersedes data of May 1993
File under Integrated Circuits, IC02

## FEATURES

- Intended for double line frequency application (100/120 Hz)
- Operates from an 8 V DC supply
- Black level clamping of the colour difference, luminance and RGB input signals with coupling-capacitor DC level storage
- Two analog RGB inputs, selected either by fast switch signals or via ${ }^{2} \mathrm{C}$-bus; brightness and contrast control of both RGB inputs
- Saturation, contrast, brightness and white adjustment via $\mathrm{I}^{2} \mathrm{C}$-bus
- Same RGB output black levels for Y/CD and RGB input signals
- Timing pulse generation from either a 2 or 3-level sandcastle pulse for clamping, vertical synchronization and cut-off timing pulses
- Automatic cut-off control or clamped output selectable via $1^{2} \mathrm{C}$-bus
- Automatic cut-off control with picture tube leakage current compensation
- Cut-off measurement pulses after end of the vertical blanking pulse or end of an extra vertical flyback pulse
- Increased RGB signal bandwidths
- Two switch-on delays to prevent discolouration before steady-state operation
- Average beam current and peak drive limiting
- PAL/SECAM or NTSC matrix selection via $\mathrm{I}^{2} \mathrm{C}$-bus
- Emitter-follower RGB output stages to drive the video output stages
- ${ }^{2} \mathrm{C}$-bus controlled DC output e.g. for hue-adjust of NTSC (multistandard) decoders
- No delay of clamping pulse
- Large luminance, colour difference and RGB bandwidth.


## GENERAL DESCRIPTION

The TDA4686 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder TDA4655 or TDA9160 plus delay line TDA4661 and the Picture Signal Improvement (PSI) IC, TDA467X, or from a feature module.


The required input signals are:

- Luminance and negative colour difference signals
- 2 or 3-level sandcastle pulse for internal timing pulse generation
- ${ }^{2} \mathrm{C}$-bus data and clock signals for microcontroller control.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator. The TDA4686 includes full $\mathrm{I}^{2} \mathrm{C}$-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages.
The TDA4686 is a simplified, pin compatible (except for pin 18) version of the TDA4680. The module address via $I^{2} \mathrm{C}$-bus can be used for both ICs; where a function is not included in the TDA4686 the ${ }^{2} \mathrm{C}$-bus command is not executed. The differences with the TDA4680 are:

- No automatic white level control; the white levels are determined directly by the $\mathrm{I}^{2} \mathrm{C}$-bus data
- RGB reference levels for automatic cut-off control are not adjustable via $I^{2} \mathrm{C}$-bus
- No clamping delay
- Only contrast and brightness adjust for the RGB input signals
- The measurement lines are triggered either by the trailing edge of the vertical component of the sandcastle pulse or by the trailing edge of an optional external vertical flyback pulse (on pin 18), according to which occurs first.

The TDA4685 is like TDA4686 but intended for normal line frequency application.

Video processor with automatic cut-off control

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{P}$ | supply voltage (pin 5) | 7.2 | 8.0 | 8.8 | V |
| $\mathrm{I}_{\mathrm{P}}$ | supply current (pin 5) | - | 60 | - | mA |
| $\mathrm{V}_{8(\mathrm{p}-\mathrm{p})}$ | luminance input (peak-to-peak value) | - | 0.45 | - | V |
| $\mathrm{V}_{6(p-p)}$ | -(B-Y) input (peak-to-peak value) | - | 1.33 | - | V |
| $V_{7(p-p)}$ | -(R - Y) input (peak-to-peak value) | - | 1.05 | - | V |
| $\mathrm{V}_{14}$ | 3-level sandcastle pulse $\mathrm{H}+\mathrm{V}$ <br> H <br> BK |  | $\begin{array}{\|l\|} \hline 2.5 \\ 4.5 \\ 8.0 \end{array}$ | $\mid-$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
|  | 2-level sandcastle pulse $\mathrm{H}+\mathrm{V}$ <br> BK | \|- | $\begin{aligned} & 2.5 \\ & 4.5 \end{aligned}$ | $-$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | RGB input signals at pins $2,3,4,10,11$ and 12 (peak-to-peak value) | - | 0.7 | - | V |
| $\mathrm{V}_{0(\text { b-w) }}$ | RGB outputs at pins 24, 22 and 20 (black-to-white value) | - | 2.0 | - | V |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :--- | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TDA4686 | DIP28 | plastic dual in-line package; 28 leads (600 mil) | SOT117-1 |
| TDA4686WP | PLCC28 | plastic leaded chip carrier; 28 leads | SOT261-2 |

## BLOCK DIAGRAM



PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| FSW $_{2}$ | 1 | fast switch 2 input |
| $R_{2}$ | 2 | red input 2 |
| $\mathrm{G}_{2}$ | 3 | green input 2 |
| $\mathrm{B}_{2}$ | 4 | blue input 2 |
| $\mathrm{V}_{\mathrm{P}}$ | 5 | supply voltage |
| $-(\mathrm{B}-\mathrm{Y})$ | 6 | colour difference input $-(\mathrm{B}-\mathrm{Y})$ |
| $-(\mathrm{R}-\mathrm{Y})$ | 7 | colour difference input -(R - Y) |
| Y | 8 | luminance input |
| GND | 9 | ground |
| $\mathrm{R}_{1}$ | 10 | red input 1 |
| $\mathrm{G}_{1}$ | 11 | green input 1 |
| $\mathrm{B}_{1}$ | 12 | blue input 1 |
| FSW | 13 | fast switch 1 input |
| SC | 14 | sandcastle pulse input |
| BCL $^{15}$ | 15 | average beam current limiting input |


| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| $\mathrm{C}_{\text {PDL }}$ | 16 | storage capacitor for peak drive <br> limiting |
| $\mathrm{C}_{\mathrm{L}}$ | 17 | storage capacitor for leakage current |
| VFB | 18 | vertical flyback pulse input |
| CI | 19 | cut-off measurement input |
| $\mathrm{B}_{\mathrm{O}}$ | 20 | blue output |
| $\mathrm{C}_{\mathrm{B}}$ | 21 | blue cut-off storage capacitor |
| $\mathrm{G}_{\mathrm{O}}$ | 22 | green output |
| $\mathrm{C}_{\mathrm{G}}$ | 23 | green cut-off storage capacitor |
| $\mathrm{R}_{\mathrm{O}}$ | 24 | red output |
| $\mathrm{C}_{\mathrm{R}}$ | 25 | red cut-off storage capacitor |
| HUE | 26 | hue control output |
| SDA | 27 | Inc-bus serial data input; <br> acknowledge output |
| SCL | 28 | $\mathrm{I}^{2} \mathrm{C}$-bus serial clock input |

Fig. 2 Pin configuration (DIP-version).


## $I^{2} \mathrm{C}$-BUS PROTOCOL

## Control

The $\mathrm{I}^{2} \mathrm{C}$-bus transmitter provides the data bytes to select and adjust the following functions and parameters:

- Brightness adjust
- Saturation adjust
- Contrast adjust
- DC output e.g. for hue control
- RGB gain adjust
- Peak drive limiting level adjust
- Selects either 3-level or 2-level (5 V) sandcastle pulse
- Enables cut-off control; enables output clamping
- Selects either PAL/SECAM or NTSC matrix
- Enables/disables synchronization of the execution of $I^{2} \mathrm{C}$-bus commands with the vertical blanking interval
- Enables Y/CD, RGB ${ }_{1}$ or $\mathrm{RGB}_{2}$ input.


## $I^{2} \mathrm{C}$-bus transmitter and data transfer

## ${ }^{2}$ ²-bus specification

The $\mathrm{I}^{2} \mathrm{C}$-bus is a bidirectional, two-wire, serial data bus for intercommunication between ICs in an equipment.
The microcontroller transmits data to the $I^{2} \mathrm{C}$-bus receiver in the TDA4686 over the serial data line SDA (pin 27) synchronized by the serial clock line SCL (pin 28). Both lines are normally connected to a positive voltage supply through pull-up resistors. Data is transferred when the SCL line is LOW. When SCL is HIGH the serial data line SDA must be stable. A HIGH-to-LOW transition of the SDA line when SCL is HIGH is defined as a START bit. A LOW-to-HIGH transition of the SDA line when SCL is HIGH is defined as a STOP bit.

Each transmission must start with a START bit and end with a STOP bit. The bus is busy after a START bit and is only free again after a STOP bit has been transmitted.


#### Abstract

$I^{2} \mathrm{C}$-BUS RECEIVER (MICROCONTROLLER WRITE MODE) Each transmission to the $\mathrm{I}^{2} \mathrm{C}$-bus receiver consists of at least three bytes following the START bit. Each byte is acknowledged by an acknowledge bit immediately following each byte. The first byte is the Module Address (MAD) byte, also called slave address byte. This includes the module address, 1000100 for the TDA4686. The TDA4686 is a slave receiver ( $R / \bar{W}=0$ ), therefore the module address byte is 10001000 ( 88 H ; see also Fig.4).

The length of a data transmission is unrestricted, but the module address and the correct subaddress must be transmitted before the data byte(s). The order of data transmission is shown in Figs 5 and 6. Without auto-increment (BREN = 0 or 1 ) the module address (MAD) byte is followed by a SubAddress (SAD) byte and one data byte only (see Fig.5).




Fig. 4 The module address byte.


Fig. 5 Data transmission without auto-increment (BREN $=0$ or 1 ).


Fig. 6 Data transmission with auto-increment ( $\mathrm{BREN}=0$ ).

## Auto-Increment

The auto-increment format enables quick slave receiver initialization by one transmission, when the $\mathrm{I}^{2} \mathrm{C}$-bus control bit BREN = 0 (see control register bits of Table 1). If BREN $=1$ auto-increment is not possible.
If the auto-increment format is selected, the MAD byte is followed by a SAD byte and by the data bytes of consecutive subaddresses (see Fig.6).

All subaddresses from 00 H to 0 FH are automatically incremented, the subaddress counter wraps round from 0 FH to 00 H . Reserved subaddresses $07 \mathrm{H}, 08 \mathrm{H}, 09 \mathrm{H}$, $0 \mathrm{BH}, 0 \mathrm{EH}$ and 0 FH are treated as legal but have no effect. Subaddresses outside the range 00H and 0FH are not acknowledged by the device.
Subaddresses are stored in the TDA4686 to address the following parameters and functions (see Table 1):

- Brightness adjust
- Saturation adjust
- Contrast adjust
- Hue control voltage
- RGB gain adjust
- Peak drive limiting adjust
- Control register functions.

The data bytes D7 to D0 (see Table 1) provide the data of the parameters and functions for video processing.

## Control register 1

NMEN (NTSC Matrix Enable):

$$
0 \text { = PAL/SECAM matrix }
$$

1 = NTSC matrix.
BREN (Buffer Register Enable):
$0=$ new data is executed as soon as it is received
1 = data is stored in buffer registers and is transferred to
the data registers during the next vertical blanking interval.
The $\mathrm{I}^{2} \mathrm{C}$-bus receiver does not accept any new data until this data is transferred into the data registers.

SC5 (SandCastle 5 V ):
$0=3$-level sandcastle pulse
1 = 2-level ( 5 V ) sandcastle pulse.

Control register 2
FSON2 (Fast Switch 2 ON).
FSDIS2 (Fast Switch 2 Disable).
FSON1 (Fast Switch 1 ON).
FSDIS1 (Fast Switch 1 Disable).
The RGB input signals are selected by FSON2 and FSON1 or $\mathrm{FSW}_{2}$ and $\mathrm{FSW}_{1}$ :

- FSON2 has priority over FSON1
- $\mathrm{FSW}_{2}$ has priority over $\mathrm{FSW}_{1}$
- FSDIS1 and FSDIS2 disable FSW 1 and FSW 2 (see Table 2).
BCOF (Black level Control Off):
$0=$ automatic cut-off control enabled
1 = automatic cut-off control disabled; RGB outputs are clamped to fixed DC levels.
When the supply voltage has dropped below approximately 6.0 V (usually occurs when the TV receiver is switched on or the supply voltage is interrupted) all data and function bits are set to 01 H .

Table 1 Subaddress (SAD) and data bytes; note 1

| FUNCTION | $\begin{aligned} & \text { SAD } \\ & \text { (HEX) } \end{aligned}$ | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Brightness | 00 | 0 | 0 | A05 | A04 | A03 | A02 | A01 | A00 |
| Saturation | 01 | 0 | 0 | A15 | A14 | A13 | A12 | A11 | A10 |
| Contrast | 02 | 0 | 0 | A25 | A24 | A23 | A22 | A21 | A20 |
| Hue control voltage | 03 | 0 | 0 | A35 | A34 | A33 | A32 | A31 | A30 |
| Red gain | 04 | 0 | 0 | A45 | A44 | A43 | A42 | A41 | A40 |
| Green gain | 05 | 0 | 0 | A55 | A54 | A53 | A52 | A51 | A50 |
| Blue gain | 06 | 0 | 0 | A65 | A64 | A63 | A62 | A61 | A60 |
| Reserved | 07 | 0 | 0 | X | X | X | X | X | X |
| Reserved | 08 | 0 | 0 | X | X | X | X | X | X |
| Reserved | 09 | 0 | 0 | X | X | X | X | X | X |
| Peak drive limit | OA | 0 | 0 | AA5 | AA4 | AA3 | AA2 | AA1 | AA0 |
| Reserved | 0B | X | X | X | X | X | X | X | X |
| Control register 1 | OC | SC5 | X | BREN | X | NMEN | X | X | X |
| Control register 2 | 0D | X | X | X | BCOF | FSDIS2 | FSON2 | FSDIS1 | FSON1 |
| Reserved | 0E | X | X | X | X | X | X | X | X |
| Reserved | OF | X | X | X | X | X | X | X | X |

## Note

1. $X=$ don't care, but for software compatibility with other or future video ICs it is recommended to set all $X$ to logic 0 .

Table 2 Signal input selection by the fast source switches; notes 1 to 4

| $1^{2} \mathrm{C}-\mathrm{BUS}$ CONTROL BITS |  |  |  | ANALOG SWITCH SIGNALS |  | INPUT SELECTED |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSON2 | FSDIS2 | FSON1 | FSDIS1 | FSW 2 (PIN 1) | FSW 1 <br> (PIN 13) | $\mathrm{RGB}_{2}$ | $\mathrm{RGB}_{1}$ | Y/CD |
| L | L | L | L | L | L |  |  | ON |
|  |  |  |  | L | H |  | ON |  |
|  |  |  |  | H | X | ON |  |  |
| L | L | L | H | L | X |  |  | ON |
|  |  |  |  | H | X | ON |  |  |
| L | L | H | X | L | X |  | ON |  |
|  |  |  |  | H | X | ON |  |  |
| L | H | L | L | X | L |  |  | ON |
|  |  |  |  | X | H |  | ON |  |
| L | H | L | H | X | X |  |  | ON |
| L | H | H | X | X | X |  | ON |  |
| H | X | X | X | X | X | ON |  |  |

## Notes

1. H : logic HIGH implies that the voltage $>0.9 \mathrm{~V}$.
2. L: logic LOW implies that the voltage $<0.4 \mathrm{~V}$.
3. $X=$ don't care.
4. ON indicates the selected input signal.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{P}}$ | supply voltage (pin 5) | - | 8.8 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | input voltage (pins 1 to 8, 10 to 13, 16, 21, 23 and 25) | -0.1 | $+\mathrm{V}_{\mathrm{P}}$ | V |
|  | input voltage (pins 15, 18 and 19) | -0.7 | $\mathrm{~V}_{\mathrm{P}}+0.7$ | V |
|  | input voltage (pins 27 and 28) | -0.1 | +8.8 | V |
| $\mathrm{~V}_{14}$ | sandcastle pulse voltage | -0.7 | $\mathrm{~V}_{\mathrm{P}}+5.8$ | V |
| $\mathrm{I}_{\mathrm{av}}$ | average current (pins 20, 22 and 24) | -10 | +4 | mA |
| $\mathrm{I}_{\mathrm{M}}$ | peak current (pins 20, 22 and 24) | -20 | +4 | mA |
| $\mathrm{I}_{26}$ | output current | -8 | +0.6 | mA |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -20 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | operating ambient temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 1.2 | W |

## Video processor with automatic cut-off control

TDA4686

## CHARACTERISTICS

All voltages are measured in test circuit of Fig. 10 with respect to GND (pin 9); $\mathrm{V}_{\mathrm{P}}=8.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20; nominal settings of brightness, contrast, saturation and white level control; without beam current or peak drive limiting; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply (pin 5) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{P}}$ | supply voltage |  | 7.2 | 8.0 | 8.8 | V |
| $\mathrm{I}_{\mathrm{P}}$ | supply current |  | - | 60 | - | mA |
| Colour difference inputs [-(B-Y): pin 6; -( $\mathrm{R}-\mathrm{Y}$ ): pin 7] |  |  |  |  |  |  |
| $\mathrm{V}_{6(\mathrm{p}-\mathrm{p})}$ | -( $B-Y$ ) input (peak-to-peak value) | notes 1 and 2 | - | 1.33 | - | V |
| $\mathrm{V}_{7(\mathrm{p}-\mathrm{p})}$ | -( $R-Y$ ) input (peak-to-peak value) | notes 1 and 2 | - | 1.05 | - | V |
| $\mathrm{V}_{6,7}$ | internal DC bias voltage | at black level clamping | - | 4.1 | - | V |
| $\left\|l_{6,7}\right\|$ | input current | during line scan | - | - | 0.1 | $\mu \mathrm{A}$ |
|  |  | at black level clamping | 100 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{6,7}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |
| Luminance/sync (VBS; Y: pin 8) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | luminance input voltage at pin 8 (peak-to-peak value) | note 2 | - | 0.45 | - | V |
| $\mathrm{V}_{8 \text { (bias) }}$ | internal DC bias voltage | at black level clamping | - | 4.1 | - | V |
| $\left\|l_{8}\right\|$ | input current | during line scan | - | - | 0.1 | $\mu \mathrm{A}$ |
|  |  | at black level clamping | 100 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{8}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |

RGB input 1 ( $R_{1}$ : pin $10 ; G_{1}:$ pin 11; $B_{1}:$ pin 12)

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage at pins 10, 11 and 12 <br> (peak-to-peak value) | note 2 | - | 0.7 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{10 / 11 / 12(\text { bias })}$ | internal DC bias voltage | at black level clamping | - | 5.7 | - | V |
| $\left\|\mathrm{I}_{10 / 11 / 12}\right\|$ | input current | during line scan | - | - | 0.1 | $\mu \mathrm{~A}$ |
|  | at black level clamping | 100 | - | - | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{10 / 11 / 12}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |

RGB input 2 ( $R_{2}$ : pin 2, $G_{2}$ : pin 3, $B_{2}$ : pin 4)

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage at pins 2, 3 and 4 <br> (peak-to-peak value) | note 2 | - | 0.7 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{2 / 3 / 4}$ | internal DC bias voltage | at black level clamping | - | 5.7 | - | V |
| $\left\|\mathrm{I}_{2 / 3 / 4}\right\|$ | input current | during line scan | - | - | 0.1 | $\mu \mathrm{~A}$ |
|  | at black level clamping | 100 | - | - | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{2 / 3 / 4}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fast signal switch FSW ${ }_{1}$ (pin 13) to select $\mathrm{Y}, \mathrm{CD}$ or $\mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$ inputs (control bits: see Table 2) |  |  |  |  |  |  |
| $\mathrm{V}_{13}$ | voltage to select Y and CD |  | - | - | 0.4 | V |
|  | voltage to select $\mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$ |  | 0.9 | - | 5.0 | V |
| $\mathrm{R}_{13}$ | internal resistance to ground |  | - | 4.0 | - | $\mathrm{k} \Omega$ |
| $\Delta \mathrm{t}$ | difference between transit times for signal switching and signal insertion |  | - | - | 10 | ns |

Fast signal switch $\mathrm{FSW}_{2}$ (pin 1) to select $Y, C D / R_{1}, G_{1}, B_{1}$ or $R_{2}, G_{2}, B_{2}$ inputs (control bits: see Table 2)

| $\mathrm{V}_{1}$ | voltage to select $\mathrm{Y}, \mathrm{CD} / \mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$ |  | - | - | 0.4 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | voltage to select $\mathrm{R}_{2}, \mathrm{G}_{2}, \mathrm{~B}_{2}$ |  | 0.9 | - | 5.0 | V |
| $\mathrm{R}_{1}$ | internal resistance to ground |  | - | 4.0 | - | $\mathrm{k} \Omega$ |
| $\Delta \mathrm{t}$ | difference between transit times for <br> signal switching and signal insertion |  | - | - | 10 | ns |

Saturation adjust [acts on $-(\mathbf{R}-\mathrm{Y})$ and $-(B-Y)$ signals under $I^{2} C$-bus control; subaddress $\mathbf{0 1 H}$ (bit resolution $1.5 \%$ of maximum saturation); data byte 3 FH for maximum saturation, data byte 23 H for nominal saturation and data byte 00 H for minimum saturation]

| $\mathrm{d}_{\mathrm{s}}$ | saturation below maximum | at 23 H | - | 5 | - | dB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | at $00 \mathrm{H} ; \mathrm{f}=100 \mathrm{kHz}$ | - | 50 | - | dB |  |

Contrast adjust [acts on internal RGB signals under $\mathrm{I}^{2} \mathrm{C}$-bus control; subaddress $\mathbf{0 2 H}$ (bit resolution $1.5 \%$ of maximum contrast); data byte 3FH for maximum contrast, data byte 22 H for nominal contrast and data byte 00H for minimum contrast]

| $\mathrm{d}_{\mathrm{c}}$ | contrast below maximum | at 22 H | - | 5 | - | dB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | at 00 H | - | 22 | - | dB |  |

Brightness adjust [acts on internal RGB signals under ${ }^{2}$ C ${ }^{2}$-bus control; subaddress 00 H (bit resolution $1.5 \%$ of maximum brightness); data byte 3FH for maximum brightness, data byte 26 H for nominal brightness and data byte $\mathbf{0 0 H}$ for minimum brightness]

| $\mathrm{d}_{\mathrm{br}}$ | black level shift of nominal signal <br> amplitude referred to cut-off <br> measurement level | at 3FH | - | 30 | - | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | at 00 H | - | -50 | - | $\%$ |  |

White potentiometers [under $\mathrm{I}^{2} \mathrm{C}$-bus control; subaddresses 04 H (red), 05 H (green) and 06 H (blue); data byte 3FH for maximum gain; data byte $\mathbf{1 9 H}$ for nominal gain and data byte $\mathbf{0 0 H}$ for minimum gain]; note 3

| $\Delta \mathrm{G}_{v}$ | relative to nominal gain <br> increase of gain <br> decrease of gain | at 3 FH <br> at 00 H | - | 50 | - | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Video processor with automatic cut-off control

TDA4686

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RGB outputs (pins 24, 22 and 20; positive going output signals; peak drive limiter set = 3FH); note 4 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {o(b-w) }}$ | nominal output signals (black-to-white value) |  | - | 2.0 | - | V |
|  | maximum output signals (black-to-white value) |  | 3.0 | - | - | V |
| $\Delta \mathrm{V}_{\text {o }}$ | spread between RGB output signals |  | - | - | 10 | \% |
| $\mathrm{V}_{0}$ | minimum output voltages |  | - | - | 0.8 | V |
|  | maximum output voltages |  | 6.8 | - | - | V |
| $\mathrm{V}_{24,22,20}$ | voltage of cut-off measurement line equivalent to voltage during ultra-black | output clamping; $B C O F=1$ | 2.3 | 2.5 | 2.7 | V |
| $\mathrm{l}_{\text {int }}$ | internal current sources |  | - | 5.0 | - | mA |
| $\mathrm{R}_{0}$ | output resistance |  | - | 20 | - | $\Omega$ |
| Frequency response (measured with $10 \mathrm{M} \Omega$, 30 pF external load) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {res }}$ | frequency response of $Y$ path (from pin 8 to pins 24, 22 and 20) | $\mathrm{f}=14 \mathrm{MHz}$ | - | - | 3 | dB |
|  | frequency response of CD path (from pins 7 to 24 and 6 to 20) | $\mathrm{f}=12 \mathrm{MHz}$ | - | - | 3 | dB |
|  | frequency response of $\mathrm{RGB}_{1}$ path (from pins 10 to 24 , 11 to 22 and 12 to 20) | $\mathrm{f}=22 \mathrm{MHz}$ | - | - | 3 | dB |
|  | frequency response of $\mathrm{RGB}_{2}$ path (from pins 2 to 24, 3 to 22 and 4 to 20) | $\mathrm{f}=22 \mathrm{MHz}$ | - | - | 3 | dB |
| Sandcastle pulse detector (pin 14) |  |  |  |  |  |  |
| Control bit SC5 = 0; 3-LEVEL; notes 5 and 6 |  |  |  |  |  |  |
| $\mathrm{V}_{14}$ | sandcastle pulse voltage for horizontal and vertical blanking pulses <br> for horizontal pulses (line count) for burst key pulses (clamping) |  | $\begin{array}{\|l} 2.0 \\ 4.0 \\ 7.6 \end{array}$ | $\begin{aligned} & 2.5 \\ & 4.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 3.0 \\ \\ 5.0 \\ V_{P}+5.8 \\ \hline \end{array}$ | $\begin{array}{\|l} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \end{array}$ |
| Control bit SC5 = 1; 2-LEVEL; notes 5 and 6 |  |  |  |  |  |  |
| $\mathrm{V}_{14}$ | sandcastle pulse voltage <br> for horizontal and vertical blanking pulses <br> for burst key pulses |  | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & V_{P}+5.8 \end{aligned}$ | V V |
| General |  |  |  |  |  |  |
| $\mathrm{l}_{14}$ | output current | $\mathrm{V}_{14}=0 \mathrm{~V}$ | - | - | -100 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}}$ | leading edge delay of the clamping pulse |  | - | 0 | - | $\mu \mathrm{S}$ |

## Video processor with automatic cut-off control

TDA4686

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical flyback (pin 18); note 6 |  |  |  |  |  |  |
| $\mathrm{V}_{18}$ | vertical flyback pulse | for LOW | - | - | 2.5 | V |
|  |  | for HIGH | 4.5 | - | - | V |
|  | internal voltage | pin 18 open-circuit; note 7 | - | 5.0 | - | V |
| $\mathrm{I}_{18}$ | input current |  | - | - | 5 | $\mu \mathrm{A}$ |

Average beam current limiting (pin 15); note 8

| $\mathrm{V}_{\mathrm{C}(15)}$ | contrast reduction starting voltage |  | - | 4.0 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\Delta \mathrm{V}_{\mathrm{C}(15)}$ | voltage difference for full contrast <br> reduction |  | - | -2.0 | - | V |
| $\mathrm{V}_{\text {br(15) }}$ | brightness reduction starting voltage |  | - | 2.5 | - | V |
| $\Delta \mathrm{V}_{\text {br(15) }}$ | voltage difference for full brightness <br> reduction |  | - | -1.6 | - | V |

Peak drive limiting voltage [pin 16; internal peak drive limiting level ( $\mathrm{V}_{\text {pdII }}$ ) acts on RGB outputs under $I^{2} \mathrm{C}$-bus control; subaddress 0AH]; note 9

| $\mathrm{V}_{20,22,24}$ | minimum RGB output voltages | at 00 H | - | - | 3.0 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | maximum RGB output voltages | at 3FH |  | 7.0 | - | - |
| $\mathrm{I}_{16}$ | charge current | during peak white | - | 5 | V |  |
|  | discharge current |  | - | -1 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{16}$ | internal voltage limitation |  | - | mA |  |  |
| $\mathrm{V}_{\mathrm{C}(16)}$ | contrast reduction starting voltage |  | - | 4.0 | - | V |
| $\Delta \mathrm{V}_{\mathrm{C}(16)}$ | voltage difference for full contrast <br> reduction |  | -2.0 | - | V |  |
| $\mathrm{V}_{\mathrm{br}(16)}$ | brightness reduction starting voltage |  | - | 2.5 | - | V |
| $\Delta \mathrm{V}_{\mathrm{br}(16)}$ | voltage difference for full brightness <br> reduction |  | - | -1.6 | - | V |

Automatic cut-off control (pin 19); notes 6 and 10 to 12; see Fig. 8

| $\mathrm{V}_{19}$ | external voltage |  | - | - | $\mathrm{V}_{\mathrm{P}}-1.4$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{19}$ | output current |  | - | - | -60 | $\mu \mathrm{~A}$ |
|  | input current |  | 150 | - | - | $\mu \mathrm{A}$ |
|  | additional input current | switch-on delay 1 | - | 0.5 | - | mA |
| $\mathrm{V}_{24,22,20}$ | monitor pulse amplitude (under <br> R $^{2} \mathrm{C}-$ bus control; subaddress 0AH) | switch-on delay $1 ;$ <br> note 11 | - | $\mathrm{V}_{\text {pdl }}-1.0$ | - | V |
| $\mathrm{V}_{19(\text { th })}$ | voltage threshold for picture tube <br> cathode warming up | switch-on delay 1 | - | 4.5 | - | V |
| $\mathrm{V}_{\text {ref }}$ | internally controlled voltage | during leakage <br> measurement period | - | 2.7 | - | V |
| $\Delta \mathrm{V}_{19}$ | difference between $\mathrm{V}_{\text {MEAS }}$ (cut-off <br> measurement voltage) and $\mathrm{V}_{\text {ref }}$ |  | - | 1.0 | - | V |

## Video processor with automatic cut-off control

TDA4686

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cut-off storage (pins 25, 23 and 21) |  |  |  |  |  |  |
| $\left\|\mathrm{I}_{21,23,25}\right\|$ | charge and discharge currents | during cut-off measurement lines | - | 0.3 | - | mA |
|  | input currents of storage inputs | outside measurement time | - | - | 0.1 | $\mu \mathrm{A}$ |
| Storage of leakage information (pin 17) |  |  |  |  |  |  |
| $\left\|I_{17}\right\|$ | charge and discharge currents | during leakage measurement period | - | 0.4 | - | mA |
|  | leakage current | outside measurement time | - | - | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{17}$ | threshold voltage for reset to switch-on state |  | - | 2.5 | - | V |

Hue control (under $I^{2} \mathrm{C}$-bus control; subaddress 03 H ; data byte 3 FH for maximum voltage; data byte $\mathbf{2 0 H}$ for nominal voltage and data byte $\mathbf{0 0 H}$ for minimum voltage); note 13

| $\mathrm{V}_{26}$ | output voltage | at 3FH | 4.8 | - | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | at 20 H | - | 3.0 | - | V |
|  |  | at 00 H | - | - | 1.2 | V |
| $\mathrm{l}_{\text {int }}$ | current of the internal current source at pin 26 |  | 500 | - | - | $\mu \mathrm{A}$ |
| $1^{2} \mathrm{C}$-bus receiver clock SCL (pin 28) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | input frequency range |  | 0 | - | 100 | kHz |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | - | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 3.0 | - | 6.0 | V |
| $\mathrm{I}_{\text {IL }}$ | LOW-level input current |  | - | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH-level input current |  | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{L}}$ | clock pulse LOW |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}$ | clock pulse HIGH |  | 4.0 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time |  | - | - | 1.0 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time |  | - | - | 0.3 | $\mu \mathrm{s}$ |

I2C-bus receiver data input/output SDA (pin 27)

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | - | - | 1.5 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 3.0 | - | 6.0 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW-level input current |  | - | - | -10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH-level input current |  | - | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | LOW-level output current |  | 3.0 | - | - | mA |
| $\mathrm{t}_{\mathrm{r}}$ | rise time |  | - | - | 1.0 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time |  | - | - | 0.3 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {su; }}$ |  | 0.25 | - | - | $\mu \mathrm{s}$ |  |

## Notes to the characteristics

1. The values of the $-(B-Y)$ and $-(R-Y)$ colour difference input signals are for a $75 \%$ colour-bar signal.
2. The pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of $600 \Omega$.
3. The white potentiometers affect the amplitudes of the RGB output signals.
4. The RGB outputs at pins 24,22 and 20 are emitter followers with current sources.
5. Sandcastle pulses are compared with internal threshold voltages independent of $\mathrm{V}_{\mathrm{P}}$. The threshold voltages separate the components of the sandcastle pulse. The particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage.
The internal threshold voltages (control bit SC5 = 0) are:
1.5 V for horizontal and vertical blanking pulses
3.5 V for horizontal pulses
6.5 V for the burst key pulse.

The internal threshold voltages (control bit SC5 $=1$ ) are:
1.5 V for horizontal and vertical blanking pulses
3.5 V for the burst key pulse.
6. Vertical signal blanking is determined by the vertical component of the sandcastle pulse. The leakage and the RGB cut-off measurement lines are positioned in the first four complete lines after the end of the vertical component. In this case, the RGB output signals are blanked until the end of the last measurement line; see Fig.8a. If an extra vertical flyback pulse VFB is applied to pin 18, the four measurement lines start in the first complete line after the end of the VFB pulse; see Fig.8b. In this case, the output signals are blanked either until the end of the last measurement line or until the end of the vertical component of the sandcastle pulse, according to which occurs last.
7. If no VFB pulse is applied, pin 18 can be left open-circuit or connected to $V_{p}$. If pin 18 is always LOW neither automatic cut-off control nor output clamping can happen.
8. Average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness.
9. Peak drive limiting reduces the RGB outputs by reducing the contrast, at minimum contrast it reduces the brightness. The maximum RGB outputs are determined via the $\mathrm{I}^{2} \mathrm{C}$-bus under subaddress 0 AH . When an RGB output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line.
10. During leakage current measurement, the RGB channels are blanked to ultra-black level. During cut-off measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black. Since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during the vertical blanking interval (see Figs 7 and 8).
11. During picture cathode warming up (first switch-on delay) the RGB outputs (pins 24,22 and 20 ) are blanked to the ultra-black level during line scan. During the vertical blanking interval a white-level monitor pulse is fed out on the RGB outputs and the cathode currents are measured. When the voltage threshold on pin 19 is greater than 4.5 V , the monitor pulse is switched off and cut-off control is activated (second switch-on delay). As soon as cut-off control stabilizes, RGB output blanking is removed.
12. Range of cut-off measurement level at the RGB outputs is 1 to 5 V . The recommended value is 3 V .
13. The hue control output at pin 26 is an emitter follower with current source.

## Video processor with automatic cut-off control

Table 3 Demodulator axes and amplification factors

| PARAMETER | NTSC | PAL |
| :--- | :---: | :---: |
| $(\mathrm{B}-\mathrm{Y})^{*}$ demodulator axis | $0^{\circ}$ | $0^{\circ}$ |
| $(\mathrm{R}-\mathrm{Y})^{*}$ demodulator axis | $115^{\circ}$ | $90^{\circ}$ |
| $(\mathrm{R}-\mathrm{Y})^{\star}$ amplification factor | 1.97 | 1.14 |
| $(\mathrm{~B}-\mathrm{Y})^{*}$ amplification factor | 2.03 | 2.03 |

Table 4 PAL/SECAM and NTSC matrix; note 1

| MATRIX | NMEN |
| :---: | :---: |
| PAL/SECAM | 0 |
| NTSC | 1 |

## Note

1. PAL/SECAM signals are matrixed by the equation: $\mathrm{V}_{\mathrm{G}-\mathrm{Y}}=-0.51 \mathrm{~V}_{\mathrm{R}-\mathrm{Y}}-0.19 \mathrm{~V}_{\mathrm{B}-\mathrm{Y}}$

NTSC signals are matrixed by the equations (hue phase shift of -5 degrees):
$V_{R-Y^{*}}=1.57 V_{R-Y}-0.41 V_{B-Y} ; V_{G-Y^{*}}=-0.43 V_{R-Y}-0.11 V_{B-Y} ; V_{B-Y^{*}}=V_{B-Y}$ In the matrix equations: $\mathrm{V}_{\mathrm{R}-\mathrm{Y}}$ and $\mathrm{V}_{\mathrm{B}-\mathrm{Y}}$ are conventional PAL demodulation axes and amplitudes at the output of the NTSC demodulator. $\mathrm{V}_{\mathrm{G}-\mathrm{Y}^{*}}, \mathrm{~V}_{\mathrm{R}-\mathrm{Y}^{*}}$ and $\mathrm{V}_{\mathrm{B}-Y^{*}}$ are the NTSC modified colour difference signals; this is equivalent to the demodulator axes and amplification factors shown in Table 3. $\mathrm{V}_{\mathrm{G}-\mathrm{Y}^{*}}=-0.27 \mathrm{~V}_{\mathrm{R}-\mathrm{Y}^{*}}-0.22 \mathrm{~V}_{\mathrm{B}-\mathrm{Y}^{*}}$.



Fig. 8 Leakage and cut-off current measurement timing diagram.


## TEST AND APPLICATION INFORMATION



## PACKAGE OUTLINES



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\underset{\sim}{\mathrm{A}_{1}}$ min. | $\mathrm{A}_{2}$ max. | b | $\mathrm{b}_{1}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathrm{M}_{\mathrm{H}}$ | w | $\begin{aligned} & \mathrm{Z}^{(1)} \\ & \max . \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 5.1 | 0.51 | 4.0 | $\begin{aligned} & 1.7 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 36.0 \\ & 35.0 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.7 \end{aligned}$ | 2.54 | 15.24 | $\begin{aligned} & 3.9 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 15.80 \\ & 15.24 \end{aligned}$ | $\begin{aligned} & \hline 17.15 \\ & 15.90 \end{aligned}$ | 0.25 | 1.7 |
| inches | 0.20 | 0.020 | 0.16 | $\begin{aligned} & 0.066 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.020 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 1.41 \\ & 1.34 \end{aligned}$ | $\begin{aligned} & 0.56 \\ & 0.54 \end{aligned}$ | 0.10 | 0.60 | $\begin{aligned} & 0.15 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 0.62 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.68 \\ & 0.63 \end{aligned}$ | 0.01 | 0.067 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES    <br> IEC EUROPEAN    <br> IEC EIAJ   <br> PROJECTION    |  |  |  | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| SOT117-1 | 051G05 | MO-015AH |  | $\square$ (®) | $92-11-17$ |


detail X


DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

| UNIT | A | $\mathrm{A}_{1}$ min. | $\mathrm{A}_{3}$ | $\begin{gathered} \mathbf{A}_{4} \\ \max . \end{gathered}$ | $b_{p}$ | $\mathrm{b}_{1}$ | $D^{(1)}$ | $E^{(1)}$ | e | ed | $\mathbf{e}_{\mathrm{E}}$ | $H_{D}$ | $\mathrm{H}_{\mathrm{E}}$ | k | $\begin{gathered} \mathbf{k}_{1} \\ \max . \end{gathered}$ | $L_{p}$ | v | W | y | $\begin{aligned} & Z_{D}^{(1)} \\ & \max . \end{aligned}$ | $\begin{aligned} & Z_{E}^{(1)} \\ & \text { max. } \end{aligned}$ | $\beta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | $\begin{aligned} & 4.57 \\ & 4.19 \end{aligned}$ | 0.51 | 0.25 | 3.05 | $\begin{aligned} & 0.53 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.81 \\ & 0.66 \end{aligned}$ | $\begin{array}{\|l\|} 11.58 \\ 11.43 \end{array}$ | $\begin{aligned} & 11.58 \\ & 11.43 \end{aligned}$ | 1.27 | $\begin{array}{\|c\|} \hline 10.92 \\ 9.91 \end{array}$ | $\begin{gathered} 10.92 \\ 9.91 \end{gathered}$ | $\begin{aligned} & 12.57 \\ & 12.32 \end{aligned}$ | $\begin{aligned} & 12.57 \\ & 12.32 \end{aligned}$ | $\begin{aligned} & 1.22 \\ & 1.07 \end{aligned}$ | 0.51 | $\begin{aligned} & 1.44 \\ & 1.02 \end{aligned}$ | 0.18 | 0.18 | 0.10 | 2.16 | 2.16 |  |
| inches | $\begin{aligned} & 0.180 \\ & 0.165 \end{aligned}$ | 0.020 | 0.01 | 0.12 | $\begin{array}{\|l\|} \hline 0.021 \\ 0.013 \end{array}$ | $\begin{aligned} & 0.032 \\ & 0.026 \end{aligned}$ | $\begin{aligned} & 0.456 \\ & 0.450 \end{aligned}$ | $\begin{aligned} & 0.456 \\ & 0.450 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.430 \\ & 0.390 \end{aligned}$ | $\begin{aligned} & 0.430 \\ & 0.390 \end{aligned}$ | $\begin{aligned} & 0.495 \\ & 0.485 \end{aligned}$ | $\begin{aligned} & 0.495 \\ & 0.485 \end{aligned}$ | $\begin{aligned} & 0.048 \\ & 0.042 \end{aligned}$ | 0.020 | $\begin{array}{\|l\|} \hline 0.057 \\ 0.040 \end{array}$ | 0.007 | 0.007 | 0.004 | 0.085 | 0.085 |  |

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT261-2 |  |  |  | $\square$ | $\begin{aligned} & -92-11-17 \\ & 95-02-25 \end{aligned}$ |

## SOLDERING

## Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398652 90011).

## DIP

## Soldering by dipping or by wave

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $\mathrm{T}_{\mathrm{stg} \max }$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V ) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300^{\circ} \mathrm{C}$ it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and $400^{\circ} \mathrm{C}$, contact may be up to 5 seconds.

## PLCC

## Reflow soldering

Reflow soldering techniques are suitable for all PLCC packages.

The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than $0.1 \%$ moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.
Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45^{\circ} \mathrm{C}$.

## Wave soldering

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS ${ }^{2}{ }^{2} \mathrm{C}$ COMPONENTS



Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## Philips Semiconductors - a worldwide company

Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 29805 4455, Fax. +61 298054466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 160 101, Fax. +43 1601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172200 733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2689 211, Fax. +359 2689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 8002347381
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 3288 2636, Fax. +45 31570044
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615800, Fax. +358961580920
France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 14894 339/239, Fax. +30 14814240
Hungary: see Austria
India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 224938 541, Fax. +91 224938722

## Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 26752 2531, Fax. +39 267522557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 33740 5130, Fax. +81 337405077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +822709 1412, Fax. +8227091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 8002347381
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +472274 8000, Fax. +4722748341
Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: UI. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22612 2831, Fax. +48 226122327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095755 6918, Fax. +70957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11470 5911, Fax. +27 114705494
South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118291849
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 3301 6312, Fax. +34 33014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8632 2000, Fax. +46 86322745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1488 2686, Fax. +41 14817730
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 22134 2865, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212279 2770, Fax. +90 2122826707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181730 5000, Fax. +44 1817548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 8002347381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11625 344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors, Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825
© Philips Electronics N.V. 1997
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

PHILIPS

