## 1.8V / 2.5V, 10GHz ÷2 Clock Divider with CML Outputs

# Multi-Level Inputs w/ Internal Termination

#### Description

The NB7V32M is a differential  $\div$ 2 Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50  $\Omega$  termination resistors and will accept LVPECL, CML and LVDS logic levels.

The NB7V32M produces a  $\div$ 2 output copy of an input Clock operating up to 10 GHz with minimal jitter.

The RESET Pin is asserted on the rising edge. Upon power–up, the internal flip–flops will attain a random state; the Reset allows for the synchronization of multiple NB7V32M's in a system.

The 16 mA differential CML output provides matching internal 50  $\Omega$  termination which guarantees 400 mV output swing when externally receiver terminated with 50  $\Omega$  to  $V_{CC}$ .

The NB7V32M is the 1.8 V/2.5 V version of the NB7L32M (2.5 V/3.3 V) and is offered in a low profile 3 mm x 3 mm 16-pin QFN package. The NB7V32M is a member of the GigaComm<sup>TM</sup> family of high performance clock products. Application notes, models, and support documentation are available at <u>www.onsemi.com</u>.


#### Features

- Maximum Input Clock Frequency > 10 GHz, typical
- Random Clock Jitter < 0.8 ps RMS
- 200 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 1.71$  V to 2.625 V with GND = 0 V
- Internal 50  $\Omega$  Input Termination Resistors
- QFN-16 Package, 3 mm x 3 mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices




### **ON Semiconductor®**

http://onsemi.com



<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.




Figure 2. Pin Configuration (Top View)

#### Table 1. TRUTH TABLE

CLK	CLK	R	Q	Q
х	х	Н	L	Н
Z	W	L	CLK ÷ 2	$\overline{\text{CLK}}$ ÷ 2

Z = LOW to HIGH Transition W = HIGH to LOW Transition

W = HIGH to LOW Transition x = Don't Care

	Table 2. PIN DESCRIPTION				
Pin	Name	I/O	Description		
1	VTCLK	-	Internal 50 $\Omega$ Termination Pin for CLK		
2	CLK	LVPECL, CML, LVDS Input	Non-inverted Differential CLK Input. (Note 1)		
3	CLK	LVPECL, CML, LVDS Input	Inverted Differential CLK Input. (Note 1)		
4	VTCLK	-	Internal 50 $\Omega$ Termination Pin for $\overline{\text{CLK}}$		
5	VREFAC	-	Internally Generated Output Voltage Reference for Capacitor-Coupled Inputs, only		
6	GND	-	Negative Supply Voltage		
7	GND	-	Negative Supply Voltage		
8	GND	-	Negative Supply Voltage		
9	VCC	-	Positive Supply Voltage. (Note 2)		
10	Q	CML Output	Inverted Differential Output		
11	Q	CML Output	Non-Inverted Differential Output		
12	VCC	-	Positive Supply Voltage. (Note 2)		
13	VCC	-	Positive Supply Voltage. (Note 2)		
14	VCC	-	Positive Supply Voltage. (Note 2)		
15	R	LVCMOS Input	Asynchronous Reset Input. Internal 75 k $\Omega$ pulldown to GND.		
16	VCC	-	Positive Supply Voltage. (Note 2)		
-	EP	-	The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for im- proved heat transfer out of package. The exposed pad must be attached to a heat–sinking con- duit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.		

 In the differential configuration when the input termination pins (VTCLK, VTCLK) are connected to a common termination voltage or left open, and if no signal is applied on CLK/CLK input, then the device will be susceptible to self-oscillation. Q/Q outputs have internal 50 Ω source termination resistors.

2. VCC and GND pins must be externally connected to a power supply for proper operation.

#### **Table 3. ATTRIBUTES**

Characteristics		Value		
ESD Protection	Human Body Model Machine Model	> 4 kV > 200 V		
Moisture Sensitivity	16–QFN	Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count	164			
Meets or exceeds JEDEC S	Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test			

For additional information, see Application Note AND8003/D.

#### **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		3.0	V
V <sub>IN</sub>	Positive Input Voltage	GND = 0 V		1.89	V
V <sub>INPP</sub>	Differential Input Voltage  D – D			1.89	V
I <sub>IN</sub>	Input Current Through $R_T$ (50 $\Omega$ Resistor)			±40	mA
I <sub>OUT</sub>	Output Current Through $R_T$ (50 $\Omega$ Resistor)			±40	mA
VREFAC	VREFAC Sink/Source Current			±1.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case) (Note 3)		QFN-16	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE CML OUTPUT  $V_{CC}$  = 1.71 V to 2.625 V; GND = 0 V;  $T_A$  = -40°C to 85°C (Note 4)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT			•	
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open) $$V_{CC}$$ = 2.5 V $\pm$ 5% $$V_{CC}$$ = 1.8 V $\pm$ 5%		90 80	100 90	mA
CML OUT	IPUTS				
V <sub>OH</sub>	Output HIGH Voltage (Note 5) $ V_{CC} = 2.5 \text{ V} \\ V_{CC} = 1.8 \text{ V} $	V <sub>CC</sub> – 30 2470 1770	V <sub>CC</sub> – 1 2490 1790	V <sub>CC</sub> 2500 1800	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5) $ V_{CC} = 2.5 \text{ V} \\ V_{CC} = 2.5 \text{ V} $	V <sub>CC</sub> – 600 1900	V <sub>CC</sub> – 500 2000	V <sub>CC</sub> – 400 2100	mV
	V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> – 550 1250	V <sub>CC</sub> – 450 1350	V <sub>CC</sub> – 350 1450	
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Note 6) (Figures 5 and 7)				
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 7)	1050		V <sub>CC</sub> – 100	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> + 100		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	GND		V <sub>th</sub> – 100	mV
V <sub>ISE</sub>	Single–Ended Input Voltage (V <sub>IH</sub> – V <sub>IL</sub> )	200		1200	mV
VREFAC					
V <sub>REFAC</sub>	Output Reference Voltage @ 100 $\mu A$ for capacitor– coupled inputs, only $$V_{CC}$$ = 2.5 V (Note 8) $V_{CC}$$ = 1.8 V	$V_{CC} - 850 \\ V_{CC} - 750$		$\begin{array}{c} V_{CC}-500\\ V_{CC}-450 \end{array}$	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 6 and 9) (Note 9)		•		
V <sub>IHD</sub>	Differential Input HIGH Voltage	1100		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 100	mV
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	100		1200	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration, Note 10) (Fig- ure 9)	1050		V <sub>CC</sub> – 50	mV
I <sub>IH</sub>	Input HIGH Current (VTCLK/VTCLK Open)	-150		150	uA
IIL	Input LOW Current (VTCLK/VTCLK Open)			150	uA
CONTRO	L INPUT (Reset Pin)				
V <sub>IH</sub>	Input HIGH Voltage for Control Pin	V <sub>CC</sub> – 200		V <sub>CC</sub>	mV
V <sub>IL</sub>	Input LOW Voltage for Control Pin	GND		200	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	uA
IIL	Input LOW Current	-150		150	uA
TERMINA	ATION RESISTORS	•	•	-	-
R <sub>TIN</sub>	Internal Input Termination Resistor (@ 10 mA)	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor (@ 10 mA)	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. Input and output parameters vary 1:1 with V<sub>CC</sub>. 5. CML outputs loaded with 50  $\Omega$  to V<sub>CC</sub> for proper operation. 6. V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub> and V<sub>ISE</sub> parameters must be complied with simultaneously. 7. V<sub>th</sub> is applied to the complementary input when operating in single–ended mode. 8. V<sub>REFAC</sub> will not be less than GND + 1050 mV. 9. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.

10. V<sub>CMR</sub> min varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Symbol	Characteristic		Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Input Clock Frequency		10			GHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) (Note 12) (Figure 3)	f <sub>in</sub> ≤ 10GHz	280	400		mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Differential Outputs, @ 1 GHz, measured at differential cross-point	$\begin{array}{c} CLK/\overline{CLK} \text{ to } Q, \overline{Q} \\ R \text{ to } Q, \overline{Q} \end{array}$	150	200 200	275	ps
t <sub>PLH</sub> TC	Propagation Delay Temperature Coefficient			50		∆fs/°C
t <sub>skew</sub>	Duty Cycle Skew (Note 13) Device – Device skew (t <sub>pdmax</sub> – t <sub>pdmin</sub> )				20 50	ps
t <sub>RR</sub>	Reset Recovery (See Figure 11)		300	135		
t <sub>PW</sub>	Minimum Pulse Width R		500	200		
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 5	0%) f <sub>in</sub> ≤ 10 GHz	45	50	55	%
t <sub>JITTER</sub>	R RJ – Output Random Jitter (Note 14) $f_{in} \leq 10 \text{ GHz}$			0.2	0.8	ps RMS
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Figu	ure 10) (Note 15)	100		1200	mV
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz (20% - 80%), Q, d	Ž		35	60	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Measured using a 1 GHz, V<sub>INPP</sub>min, 50% duty-cycle clock source. All output loading with external 50 Ω to V<sub>CC</sub>. Input edge rates 40 ps (20% – 80%).

12. Output voltage swing is a single-ended measurement operating in differential mode.

13. Duty cycle skew is defined only for differential operation when the delays are measured from cross-point of the inputs to the cross-point of the outputs. Duty cycle skew is measured between differential outputs using the deviations of the sum of T<sub>pw-</sub> and T<sub>pw+</sub> @ 1 GHz. Skew is measured between outputs under identical transitions and conditions.

14. Additive RMS jitter with 50% duty cycle clock signal.

15. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. CLOCK Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (f<sub>in</sub>) at Ambient Temperature (Typ)








Figure 4. Input Structure































































Figure 18. Typical Termination for CML Output Driver and Device Evaluation

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NB7V32MMNG	QFN-16 (Pb-free)	123 Units / Rail
NB7V32MMNTXG	QFN-16 (Pb-free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



NOTES: 1. DIMENSIONING AND TOLERANCING PER

ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.


DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN

0.25 AND 0.30 MM FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

Lmax CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1	0.00	0.05	
A3	0.20	REF	
b	0.18	0.30	
D	3.00 BSC		
D2	1.65	1.85	
Е	3.00 BSC		
E2	1.65	1.85	
е	0.50	BSC	
к	0.18 TYP		
L	0.30	0.50	
L1	0.00	0.15	

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NB7V32M), may be covered by U.S. patents including 6,362,644. There may be other patents pending GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All or operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative