intel®

Desktop Board
D820LP
Specification Update

Release Date: May 2000

Order Number: A26955-006

The Intel® Desktop Board D820LP may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this Specification Update.

CONTENTS

Specification Update for Intel® Desktop Boards D820LP

intel®

REVISION HISTORY

Date of Revision	Version	Description
May 2000	-001	This document is the first Specification Update for the Intel® Desktop Board D820LP.
August 2000	-002	Added Specification Change 1 and Document Change 1.
September 2000	-003	Added Erratum 1.
October 2000	-004	Added Documentation Change 2.
April 2001	-005	Removed BIOS/Errata cross reference table, Added Documentation Change 3.
May 2000	-006	Added Erratum 1.

intel®

PREFACE

This document is an update to the specifications contained in the Intel® Desktop Board D820LP Technical Product Specification (Order number A15751). It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools. It will contain Specification Changes, Errata, Specification Clarifications, and Documentation Changes.

Refer to the *Pentium® III Processor Specification Update* (Order number 244453) for specification updates concerning the Pentium III processor. Items contained in the *Pentium III Processor Specification Update* that either do not apply to the D820LP desktop board or have been worked around are noted in this document. Otherwise, it should be assumed that any processor errata for a given stepping are applicable to the PBA revision(s) associated with that stepping.

Refer to the *Intel® Celeron™ Processor Specification Update* (Order number 243748) for specification updates concerning the Intel Celeron processor. Items contained in the *Intel Celeron Processor Specification Update* that either do not apply to the Desktop Board D820LP or have been worked around are noted in this document. Otherwise, it should be assumed that any processor errata for a given stepping are applicable to the PBA revision(s) associated with that stepping.

Refer to the *Intel® 82820 Chipset: 82820 Memory Controller Hub (MCH) Specification Update* (Order Number 290630) for specification updates concerning the 82820 MCH Controller. Items contained in the *82820 MCH Specification Update* that either do not apply to the D820LP desktop board or have been worked around are noted in this document. Otherwise, it should be assumed that any MCH errata for a given stepping are applicable to the PBA revision(s) associated with that stepping.

Refer to the *Intel® 82801 I/O Controller Hub (ICH) Specification Update* (Order Number 290677) for specification updates concerning the 82801 I/O Controller Hub. Items contained in the *Intel 82801 ICH Specification Update* that either do not apply to the D820LP desktop board or have been worked around are noted in this document. Otherwise, it should be assumed that any ICH errata for a given stepping are applicable to the Printed Board Assembly (PBA) revision(s) associated with that stepping.

Refer to the *Intel® 82802 Firmware Hub (FWH) Specification Update* (Order Number TBD) for specification updates concerning the 82802 Firmware Hub. Items contained in the *Intel 82802 FWH Specification Update* that either do not apply to the D820LP desktop board or have been worked around are noted in this document. Otherwise, it should be assumed that any ICH errata for a given stepping are applicable to the Printed Board Assembly (PBA) revision(s) associated with that stepping.

Nomenclature

Specification Changes are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

Errata are design defects or errors. Characterized errata may cause the D820LP desktop board's behavior to deviate from published specifications. Hardware and software designed to be used with any given Printed Board Assembly (PBA) and BIOS revision level must assume that all errata documented for that PBA and BIOS revision level are present on all desktop boards.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

Documentation Changes include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

Specification Update for
Intel® Desktop Boards D820LP

GENERAL INFORMATION

Basic Intel® Desktop Board D820LP Identification Information

AA Revision	PBA Revision	BIOS Revision	Notes
A14723-400	A14724-400	VC82010A.86A.0023.P09	1-7
A14723-402	A14724-402	VC82010A.86A.0031.P11	1-7
A14723-403	A14724-403	VC82010A.86A.0035.P15	1-7

NOTES:

1. The PBA number or AA number is found on a small label on the component side of the board.
2. The 82820 Chipset kit used on this PBA revision consists of three components as follows:

Device	Stepping	S-Spec Numbers
82820 MCH	B2	SL47D
82801AA ICH	A3	SL3Z2
82802AB FWH	A0	SB48

3. The following errata are contained in the *Pentium® III Processor Specification Update* (Order Number 244453) for the Pentium III processor and either do not apply to the Desktop Board D820LP or have been worked-around in this PBA and/or BIOS revision: 2. All other errata associated with the processor apply to this PBA revision.
4. The following errata are contained in the *Intel® Celeron™ Processor Specification Update* (Order Number 243748) for the Celeron processor and either do not apply to the Desktop Board D820LP or have been worked-around in this PBA and/or BIOS revision: None. All other errata associated with the processor apply to this PBA revision.
5. The following items are contained in the *Intel® 82820 Memory Controller Hub (MCH) Specification Update* (Order Number 290630) and either do not apply to the Desktop Board D820LP or have been worked around in this PBA and/or BIOS revision: None, All other errata associated with the MCH apply to this PBA revision.
6. The following items are contained in the *Intel® 82801 I/O Controller Hub Specification Update* (Order Number 290677) and either do not apply to the Desktop Board D820LP or have been worked around in this PBA and/or BIOS revision: None. All other errata associated with the ICH apply to this PBA revision.
7. The following items are contained in the *Intel® 82802 Firmware Hub Specification Update* (Order Number TBD) and either do not apply to the Desktop Board D820LP or have been worked around in this PBA and/or BIOS revision: None. All other errata associated with the FWH apply to this PBA revision.

int_el

Summary Table of Changes

The following table indicates the Specification Changes, Errata, Specification Clarifications, or Documentation Changes which apply to the D820LP desktop board. Intel intends to fix some of the errata in a future revision of the desktop board, and to account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

CODES USED IN SUMMARY TABLE

Doc:	Document change or update that will be implemented.
Fix:	This erratum is intended to be fixed in a future revision of the desktop board, driver, or BIOS.
Fixed:	This erratum has been previously fixed.
NoFix:	There are no plans to fix this erratum.
Shaded:	This erratum is either new or modified from the previous version of the document.

NO.	PLANS	SPECIFICATION CHANGES
1	Doc	Addition of new feature, fast booting systems with Intel® Rapid BIOS BOOT

NO.	PLANS	ERRATA
1	Fix	Some SCSI host bus adapters may not boot to the hard disk drive with a bootable CD-ROM drive attached
2	Fixed	Intel® Pentium® III Processor Erratum E76

NO.	PLANS	DOCUMENTATION CHANGES
1	Doc	Change to description of BIOS main menu memory option
2	Doc	Change to description of Section 1.6.4, Real-Time Clock, CMOS SRAM, and Battery
3	Doc	Change to description of Section 1.5.2, Memory Features

SPECIFICATION CHANGES

The Specification Changes listed in this section apply to the *D820LP Motherboard Technical Product Specification* (Order Number A15751). All Specification Changes will be incorporated into a future version of that specification.

1. ADDITION OF NEW FEATURE, FAST BOOTING SYSTEMS WITH INTEL® RAPID BIOS BOOT

Section 3.8, Overview of BIOS Features will be added. All subsequent sections will be renumbered accordingly:

3.8 Fast Booting Systems with Intel Rapid BIOS Boot

There are three factors that affect system boot speed:

- Selecting and configuring peripherals properly
- Using an optimized BIOS, such as the Intel® Rapid BIOS
- Selecting a compatible operating system

The BIOS is not configured by default to boot at the fastest possible speed. Empirical measurements have shown that some Intel® Desktop boards, when optimized as described above, can complete POST (Power On Self Test) in six seconds or less and boot to an active Microsoft Windows* Millennium (Me) operating system in 21 seconds.

In addition to the appliance-like speed that benefits end users, fast booting systems can also increase an OEM's manufacturing line throughput.

3.8.1 Peripheral Selection and Configuration

The following techniques will help improve system boot speed:

- Choose a hard drive with parameters, such as a "power-up to data ready" of less than eight seconds which will minimize hard drive startup delays. The Western Digital Caviar AA or BA series are examples of drives that meet this parameter.
- Select a CD-ROM drive with a fast initialization rate; variations can influence POST times.
- Eliminate unnecessary features such as video-company-logo displaying, screen repaints, or mode changes. These all add time in the boot process. The Plug and Play communication between the video BIOS and the monitor shows time variances.
- Try different monitors. Some monitors initialize more quickly, thereby enabling the system to boot more quickly.

3.8.2 Intel® Rapid BIOS Boot

There are several BIOS settings, which if adjusted, can reduce the execution time of the POST:

- Set the hard disk drive as the first boot device. As a result, the POST will not seek a diskette drive (saving about one second from the POST time) or a CD-ROM drive (saving about two seconds).
- Disable Quiet Boot to eliminate the logo splash screen. This could save several seconds of painting complex graphic images and changing video modes.
- Make sure the Intel® Rapid BIOS Boot option (in the Boot menu of the BIOS Setup Program) is enabled (this is typically the default setting). This feature bypasses memory count and floppy seek.
- Disable the LAN feature PXE (Preboot eXecutable Environment) if it will not be used. Doing so can reduce up to four seconds of option ROM boot time.

⇒ **NOTE**

> *It is possible to optimize the boot process to the point where the system boots so quickly that the Intel® Logo Screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen. If this should occur, it is possible to introduce a programmable delay ranging from 3 to 30 seconds (using the Hard Disk Pre-Delay feature of the Advanced menu in the IDE Configuration Submenu of the BIOS Setup Program).*

For information about	Refer to
IDE Configuration Submenu in the BIOS Setup Program	Table 61, page 94

3.8.3 Operating System

3.8.3.1 Selection

The Microsoft Windows* Millennium Edition (Windows Me) operating system has built-in capabilities for making PCs boot more quickly. For additional information, see the following URL:

http://www.microsoft.com/hwdev/newpc/fast-boot.htm

3.8.3.2 Optimization

To speed operating system availability at boot time, limit the number of applications that load into the system tray or the task bar.

⟹ **NOTE**

The Intel® Rapid BIOS Boot technology is only available with BIOS revision VC82010A.86A.0032.P12 or later.

ERRATA

1.   *Some SCSI Host Bus Adapters May Not Boot to The Hard Disk Drive With a Bootable CD-ROM Drive Attached*

PROBLEM: If a bootable CD-ROM is attached to the SCSI host bus adapter (HBA) and set as bootable in the setup menu of the SCSI HBA without bootable media installed, the system may not boot to the attached hard drive.

IMPLICATION: Users who wish to utilize a bootable SCSI CD-ROM in conjunction with a bootable hard drive on an add-in SCSI host bus adapter may not be able to boot to the hard drive if the SCSI adapter is set to recognize the CD-ROM as a bootable device.

WORKAROUND: Enable the CD-ROM as a bootable SCSI device only when using bootable media.

STATUS: This erratum will be fixed in a future BIOS revision.

2.   *Intel® Pentium® III Processor Erratum E76*

PROBLEM: For a complete description of the Pentium® III processor erratum E76, see the Pentium III Specification Update, order number 244453 found at http://developer.intel.com/design/PentiumIII/specupdt/.

IMPLICATION: For a complete description of the Pentium III processor erratum E76, see the Pentium III Specification Update, order number 244453 found at http://developer.intel.com/design/PentiumIII/specupdt/.

WORKAROUND: Update the D820LP desktop board with BIOS revision VC82010A.86A.0040.P17.

STATUS: This erratum was addressed in BIOS revision VC82010A.86A.0040.P17.

DOCUMENTATION CHANGES

The Documentation Changes listed in this section apply to the *D820LP Motherboard Technical Product Specification* (Order Number A15751). All Documentation Changes will be incorporated into a future version of that specification.

1.   *Change to Description of BIOS Main Menu Memory Option*

In section 4.3, Table 56, BIOS Main Menu will be changed as follows:

Table 1.   Main Menu

Feature	Options	Description
BIOS Version	No options	Displays the version of the BIOS.
Processor Type	No options	Displays processor type.
Processor Speed	No options	Displays processor operating frequency.
System Bus Frequency	No options	Displays the of the system front side bus frequency.
Cache RAM	No options	Displays the size of second-level cache and whether it is ECC-capable.
Total Memory	No options	Displays the total amount of RAM.
Memory Bank 0 Memory Bank 1	No options	Displays type of RIMM installed in each memory bank.
Language	• **English (US) (default)** • German • French • Italian • Spanish	Selects the default language used by the BIOS.
Processor Serial Number	• **Disabled (default)** • Enabled	Enables and disables the processor serial number.
Memory Configuration	• Non-ECC • **ECC (default)**	Allows selection of ECC-mode memory operation if ECC-type memory is installed.
System Time	Hour, minute, and second	Specifies the current time.
System Date	Month, day, and year	Specifies the current date.

2. Change to Description of Section 1.6.4, Real-Time Clock, CMOS SRAM, and Battery

The note in section 1.6.4 will be changed in its entirety as follows:

➡ **NOTES**

If the battery and AC power fail, custom defaults if previously saved, will be loaded into CMOS RAM at power-on.

The recommended method of accessing the date in systems with D820LP boards is indirectly from the Real-Time Clock (RTC) via the BIOS. The BIOS on D820LP boards contains a century checking and maintenance feature. This feature checks the two least significant digits of the year stored in the RTC during each BIOS request (INT 1Ah) to read the date and, if less than 80 (i.e., 1980 is the first year supported by the PC), updates the century byte to 20. This feature enables operating systems and applications using the BIOS date/time services to reliably manipulate the year as a four-digit value.

3. Change to Description of Section 1.5.2, Memory Features

Section 1.5.2, Memory Features will be changed in its entirety as follows:

1.5.2 Memory Features

The Intel® 82820 Memory Controller Hub (MCH) integrates a single Rambus* channel as an electrically pipelined serial bus (16 data bits in width) with uniform impedance of 28 ohms and single-ended termination. This Rambus channel is capable of providing a processor-to-memory bandwidth up to 1.6 GB/sec.

The board supports the following memory features:

- Up to two 2.5 V, 184-pin, RIMM* modules
- 512 MB maximum onboard capacity using 128 or 144 Mbit technology
- Single or double-sided RIMM modules
- Serial Presence Detect (SPD) memory only
- Non-ECC memory with 16-bit components (128 Mbit technology)
- ECC memory with 18-bit components (144 Mbit technology)

For information about	Refer to
The *Rambus* RIMM* Specification*	Section 1.3, page 16
The *Direct Rambus Serial Presence Detect (SPD) Specification*	Section 1.3, page 16