

## 8. ELECTRICAL CHARACTERISTICS

Absolute Maximum Rating ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$V_{DD}$		-0.3 to +7.0	V
Input voltage	$V_I$		-0.3 to $V_{DD}+0.3$	V
Output voltage	$V_O$		-0.3 to $V_{DD}+0.3$	V
High level output current	$I_{OH}$	Single pin	-17	mA
		All pins	-20	mA
Low level output current	$I_{OL}$	Single pin	17	mA
		All pins	55	mA
Operating temperature	$T_{opt}$		-10 to +70	$^\circ\text{C}$
Storage temperature	$T_{stg}$		-65 to +150	$^\circ\text{C}$

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $V_{DD} = 0\text{ V}$ )



Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{IN}$	$f = 1\text{ MHz}$ Unmeasured pins returned to 0 V			15	pF
Output capacitance	$C_{OUT}$				15	pF
I/O capacitance	$C_{IO}$				15	pF

Recommended Oscillation Constant for the System Clock Generator  
( $T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Supply voltage range	Recommended oscillation constant	Frequency range (kHz)
$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	$R = 82\text{ k}\Omega \pm 2\%$ $C = 33\text{ pF} \pm 5\%$ , $  \Delta C / ^\circ\text{C}   \leq 60\text{ ppm}$	150 to <sup>(*)</sup> 200 to 250
$2.7\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	$R = 160\text{ k}\Omega \pm 2\%$ $C = 33\text{ pF} \pm 5\%$	75 to 100 to 120
$2.7\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	$  \Delta C / ^\circ\text{C}   \leq 60\text{ ppm}$	75 to 135
$2.5\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	$R = 240\text{ k}\Omega \pm 2\%$ $C = 33\text{ pF} \pm 5\%$	50 to 80
$2.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	$  \Delta C / ^\circ\text{C}   \leq 60\text{ ppm}$	50 to 85

\*  $V_{DD} = 5.0\text{ V}$

Count Clock Oscillator Characteristics  
( $T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.5$  to  $6.0\text{ V}$ )

Resonator	Recommended constant	Parameter	Condition	MIN.	TYP.	MAX.	Unit	
Resonant crystal		Oscillator frequency ( $f_{XX}$ )		32	32.768	35	kHz	
		Oscillation stabilization time	$V_{DD}=4.5$ to $6.0\text{ V}$			2	10	s
External clock		Input frequency ( $f_X$ )	duty = 50% $V_{DD}=4.5$ to $6.0\text{ V}$	0		410	kHz	
			$V_{DD}=2.7\text{ V}$	0		125	kHz	
		X1 input rising/falling time ( $t_{XR}$ , $t_{XF}$ )					0.2	us
		X1 input high/low level width ( $t_{XH}$ , $t_{XL}$ )	$V_{DD}=4.5$ to $6.0\text{ V}$	1.2				us
$V_{DD}=2.7\text{ V}$	4.0					us		

Caution: When using a count clock generator, minimize the wiring within the broken lines to avoid effects such as stray capacitance. (For details, see Section 2.10)

Recommended Resonator for Count Clock: Resonant Crystal  
 ( $T_a = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ )

Manufacturer	Product name	External capacitance			Oscillation voltage range (V)		Remarks
		C1(pf)	C2(pf)	R(k $\Omega$ )	MIN.	MAX.	
Kyocera Corp.	KF-38G	12	33	220	2.5	6.0	

Caution: Use a 30-pF trimmer capacitor as C1 for fine adjustment of the frequency of the resonant crystal.

DC Characteristics ( $T_a = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0$  V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage (except for X1, CL1)	$V_{IH1}$		$0.7V_{DD}$		$V_{DD}$	V
High level input voltage (X1, CL1)	$V_{IH2}$		$V_{DD}-0.5$		$V_{DD}$	V
Low level input voltage (except for X1, CL1)	$V_{IL1}$		0		$0.3V_{DD}$	V
Low level input voltage (X1, CL1)	$V_{IL2}$		0		0.5	V
High level output voltage	$V_{OH}$	$V_{DD}=4.5$ to $6.0$ V, $I_{OH}=-1\text{mA}$	$V_{DD}-1.0$			V
		$I_{OH}=-100\mu\text{A}$	$V_{DD}-0.5$			V
Low level output voltage	$V_{OL}$	$V_{DD}=4.5$ to $6.0$ V, $I_{OL}=1.6\text{mA}$			0.4	V
		$I_{OL}=400\mu\text{A}$			0.5	V
High level input leakage current (except for X1, CL1)	$I_{LIH1}$	$V_{IN}=V_{DD}$			3	$\mu\text{A}$
High level input leakage current (X1, CL1)	$I_{LIH2}$				10	$\mu\text{A}$

(to be continued)

(Cont'd)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Low level input leakage current (except for X1, CL1)	$I_{LIL1}$	$V_{IN}=0\text{ V}$			-3	$\mu\text{A}$	
Low level input leakage current (X1, CL1)	$I_{LIL2}$				-10	$\mu\text{A}$	
High level output leakage current	$I_{LOH}$	$V_{OUT}=V_{DD}$			3	$\mu\text{A}$	
Low level output leakage current	$I_{LOL}$	$V_{OUT}=0\text{ V}$			-3	$\mu\text{A}$	
Common output impedance	$R_{COM}$	(*) $V_{DD}=4.5\text{ to }6.0\text{ V}$		3	5	$\text{k}\Omega$	
		(*)		5	15	$\text{k}\Omega$	
Segment output impedance	$R_S$	(*) $V_{DD}=4.5\text{ to }6.0\text{ V}$		15	20	$\text{k}\Omega$	
		(*)		20	60	$\text{k}\Omega$	
Supply current	$I_{DD1}$	Operation mode	$V_{DD}=5\text{V}\pm 10\%$ $R=82\text{k}\Omega\pm 2\%$ $C=33\text{pF}\pm 5\%$		300	900	$\mu\text{A}$
			$V_{DD}=3\text{V}\pm 10\%$ $R=160\text{k}\Omega\pm 2\%$ $C=33\text{pF}\pm 5\%$		70	300	$\mu\text{A}$
	$I_{DD2}$	STOP mode	$V_{DD}=5\text{ V}\pm 10\%$		1	20	$\mu\text{A}$
		$X1=0\text{V}$	$V_{DD}=3\text{ V}\pm 10\%$		0.3	10	$\mu\text{A}$
Built-in pull-up resistor	$R_{L1}$	Ports 1, 4, 5, 6	$V_{DD}=5\text{ V}\pm 10\%$	15	40	70	$\text{k}\Omega$
			$V_{DD}=3\text{ V}\pm 10\%$	10	30	60	$\text{k}\Omega$

\*  $2.7\text{ V} \leq V_{LCD} \leq V_{DD}$

$$V_{LC1} = V_{DD} - \frac{1}{3}V_{LCD}, \quad V_{LC2} = V_{DD} - \frac{2}{3}V_{LCD}, \quad V_{LC3} = V_{DD} - V_{LCD}$$

AC Characteristics ( $T_a = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0$  V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit	
System clock oscillator frequency (CL1, CL2)	$f_{CC}$	$C=33\text{pF} \pm 5\%$ $ \Delta C/^{\circ}\text{C}  \leq 60\text{ppm}$	$R=82\text{k}\Omega \pm 2\%$ , $V_{DD}=5\text{V} \pm 10\%$	150	200	240	kHz	
			$R=160\text{k}\Omega \pm 2\%$	$V_{DD}=3\text{V} \pm 10\%$	75	100	120	kHz
					75		135	kHz
System clock input frequency (CL1)	$f_C$	duty=50%	$V_{DD}=4.5$ to $6.0$ V	10		410	kHz	
			$V_{DD}=2.7$ V	10		125	kHz	
CL1 input rising /falling time	$t_{CR}'$ $t_{CF}'$					0.2	us	
CL1 input high/low level width	$t_{CH}'$ $t_{CL}'$	$V_{DD}=4.5$ to $6.0$ V	1.2		50	us		
		$V_{DD}=2.7$ V	4.0		50	us		
$\overline{\text{SCK}}$ cycle period	$t_{KCY}$	Input	$V_{DD}=4.5$ to $6.0$ V	3.0			us	
		Output		4.9			us	
		Input		8.0			us	
		Output		16.0			us	
$\overline{\text{SCK}}$ high/low level width	$t_{KH}'$ $t_{KL}'$	Input	$V_{DD}=4.5$ to $6.0$ V	1.3			us	
		Output		2.2			us	
		Input		4.0			us	
		Output		8.0			us	
SI setup time from $\overline{\text{SCK}}\uparrow$	$t_{SIK}$			300			ns	
SI hold time from $\overline{\text{SCK}}\uparrow$	$t_{KSI}$			450			ns	
$\overline{\text{SCK}}\uparrow \rightarrow \text{SO}$ output delay	$t_{KSO}$	$V_{DD}=4.5$ to $6.0$ V			850	ns		
					1200	ns		
INT0 high/low level width	$t_{10H}'$ $t_{10L}'$			10			us	
INT1 high/low level width	$t_{11H}'$ $t_{11L}'$			(*)			us	
RESET high/low level width	$t_{RSH}'$ $t_{RSL}'$			10			us	

\*  $\frac{2}{f_{CC}}$  or  $\frac{2}{f_C}$

DC Characteristics ( $T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.5$  to  $3.3$  V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit		
High level input voltage (except for X1, CL1)	$V_{IH1}$		$0.8V_{DD}$		$V_{DD}$	V		
High level input voltage (X1, CL1)	$V_{IH2}$		$V_{DD}-0.3$		$V_{DD}$	V		
Low level input voltage (except for X1, CL1)	$V_{IL1}$		0		$0.2V_{DD}$	V		
Low level input voltage (X1, CL1)	$V_{IL2}$		0		0.3	V		
High level output voltage	$V_{OH}$	$I_{OH}=-80$ $\mu\text{A}$	$V_{DD}-0.5$			V		
Low level output voltage	$V_{OL}$	$I_{OL}=350$ $\mu\text{A}$			0.5	V		
High level input leakage current (except for X1, CL1)	$I_{LIH1}$	$V_{IN}=V_{DD}$			3	$\mu\text{A}$		
High level input leakage current (X1, CL1)	$I_{LIH2}$				10	$\mu\text{A}$		
Low level input leakage current (except for X1, CL1)	$I_{LIL1}$	$V_{IN}=0$ V			-3	$\mu\text{A}$		
Low level input leakage current (X1, CL1)	$I_{LIL2}$				-10	$\mu\text{A}$		
High level output leakage current	$I_{LOH}$	$V_{OUT}=V_{DD}$			3	$\mu\text{A}$		
Low level output leakage current	$I_{LOL}$	$V_{OUT}=0$ V			-3	$\mu\text{A}$		
Supply current	$I_{DD1}$	Opera- tion mode	$R=240\text{k}\Omega$ $\pm 2\%$ $C=33\text{pF} \pm 5\%$	$V_{DD}=3\text{V} \pm 10\%$		50	250	$\mu\text{A}$
				$V_{DD}=2.5\text{V}$		35	230	$\mu\text{A}$
	$I_{DD2}$	STOP mode $X1=0\text{V}$	$V_{DD}=3$ V $\pm 10\%$			0.3	10	$\mu\text{A}$
			$V_{DD}=2.5$ V			0.2	10	$\mu\text{A}$
Built-in pull-up resistor	$R_{L1}$	Ports 1, 4, 5, 6 $V_{DD}=3$ V $\pm 10\%$	10	30	60	$\text{k}\Omega$		

AC Characteristics ( $T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.5$  to  $3.3$  V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
System clock oscillator frequency (CL1, CL2)	$f_{CC}$	R=240 k $\Omega$ $\pm$ 2% C=33 pF $\pm$ 5% $\Delta C/^\circ\text{C} \leq 60$ ppm	50		80	kHz
		$V_{DD}=2.5$ V	50	64	77	
System clock input frequency (CL1)	$f_C$	duty=50%	10		80	kHz
CL1 input rising /falling time	$t_{CR}'$ $t_{CF}$				0.2	us
CL1 input high/low level width	$t_{CH}'$ $t_{CL}$		6.25		50	us
Count clock oscillator frequency (X1, X2)	$f_{XX}$	Crystal oscillation	25	32	50	kHz
Count clock input frequency (X1)	$f_X$	duty=50%	0		80	kHz
X1 input rising/falling time	$t_{XR}'$ $t_{XF}$				0.2	us
X1 input high/low level width	$t_{XH}'$ $t_{XL}$		6.25			us
$\overline{\text{SCK}}$ cycle period	$t_{KCY}$	Input	12.5			us
		Output	25			us
$\overline{\text{SCK}}$ high/low level width	$t_{KH}'$ $t_{KL}$	Input	6.25			us
		Output	11.5			us
SI setup time from $\overline{\text{SCK}}\uparrow$	$t_{SIK}$		1			ns
SI hold time from $\overline{\text{SCK}}\uparrow$	$t_{KSI}$		1			ns
$\overline{\text{SCK}}\uparrow \rightarrow$ SO output delay	$t_{KSO}$				2	us
INT0 high/low level width	$t_{I0H}'$ $t_{I0L}$		30			us
INT1 high/low level width	$t_{I1H}'$ $t_{I1L}$		(*)			us
RESET high/low level width	$t_{RSH}'$ $t_{RSL}$		30			us

\*  $\frac{2}{f_{CC}}$  or  $\frac{2}{f_C}$

AC Timing Measurement Points (Except for X1, CL1)


(a)  $2.7 \text{ V} \leq V_{DD} \leq 6.0 \text{ V}$



(b)  $2.5 \text{ V} \leq V_{DD} < 2.7 \text{ V}$



Clock Timing




(a)  $2.7 \text{ V} \leq V_{DD} \leq 6.0 \text{ V} : V_{IH2} = V_{DD} - 0.5 \text{ V}, V_{IL2} = 0.5 \text{ V}$


(b)  $2.5 \text{ V} \leq V_{DD} < 2.7 \text{ V} : V_{IH2} = V_{DD} - 0.3 \text{ V}, V_{IL2} = 0.3 \text{ V}$




### Serial Transfer Timing



### Interrupt Timing




### RESET Input Timing



Low Supply Voltage Data Retention Characteristics in Data Memory  
STOP Mode ( $T_a = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Data retention voltage	$V_{DDDR}$		2.0		6.0	V
Data retention current	$I_{DDDR}$	$V_{DDDR}=2.0\text{ V}$		0.2	10	$\mu\text{A}$
Data retention high level RESET input voltage	$V_{IHDR}$		$0.9V_{DDDR}$		$V_{DDDR}+0.2$	V
RESET setup period	$t_{SRS}$		0			ns
RESET hold period	$t_{HRS}$		0			ns

Data Retention Timing



Caution: In the data retention mode, all inputs must be on  $V_{DDDR}$  or lower.