HI-8581, HI-8589

May 2007

## Transmitter with Line Driver and Dual Receivers

## GENERAL DESCRIPTION

The HI-8581 and HI-8589 from Holt Integrated Circuits are silicon gate CMOS devices for interfacing a 16-bit parallel data bus directly to the ARINC 429 serial bus. Both devices provide two receivers, an independent transmitter and line driver capability in a single package. The receiver input circuitry and logic are designed to meet the ARINC 429 specifications for loading, level detection, timing, and protocol. The transmitter section provides the ARINC 429 communication protocol and the line driver circuits provide the ARINC 429 output levels.

The 16-bit parallel data bus exchanges the 32-bit ARINC data word in two steps when either loading the transmitter or interrogating the receivers. The data bus interfaces with CMOS and TTL.

The HI-8581 has 37.5 ohms in series with each line driver output. The HI-8589 provides the option to bypass most of the internal output resistance so that external series resistance may be added for lighting protection and still match the 75 ohm characteristic impedance of the ARINC bus.

Each independent receiver monitors the data stream with a sampling rate 10 times the data rate. The sampling rate is software selectable at either 1 MHz or 125 KHz . The results of a parity check are available as the 32nd ARINC bit. The HI-8581 and HI-8589 examine the null and data timings and will reject erroneous patterns. For example, with a 125 KHz clock selection, the data frequency must be between 10.4 KHz and 15.6 KHz .

The transmitter has a First In, First Out (FIFO) memory to store 8 ARINC words for transmission. The data rate of the transmitter is software selectable by dividing the master clock, CLK, by either 10 or 80 . The master clock is used to set the timing of the ARINC transmission within the required resolution.

## APPLICATIONS

- Avionics data communication
- Serial to parallel conversion
- Parallel to serial conversion


## FEATURES

- ARINC specification 429 compliant
- Direct receiver and transmitter interface to ARINC bus in a single device
- 16-Bit parallel data bus
- Timing control 10 times the data rate
- Selectable data clocks
- Receive error rejection per ARINC 429 standard
- Automatic transmitter data timing
- Self test mode
- Parity functions
- Low power
- Industrial \& full military temperature ranges


## PIN CONFIGURATION (Top View)


(See page 12 for additional pin configurations)

## PIN DESCRIPTION

| SIGNAL | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| Vcc | POWER | +5V $\pm 5 \%$ |
| V+ | POWER | +9.5 V to +10.5 V |
| V- | POWER | -9.5V to -10.5V |
| 429DI1 (A) | INPUT | ARINC receiver 1 positive input |
| 429DI1 (B) | INPUT | ARINC receiver 1 negative input |
| 429DI2 (A) | INPUT | ARINC receiver 2 positive input |
| 429DI2 (B) | INPUT | ARINC receiver 2 negative input |
| D/R1 | OUTPUT | Receiver 1 data ready flag |
| $\overline{\mathrm{D} / \mathrm{R} 2}$ | OUTPUT | Receiver 2 data ready flag |
| SEL | INPUT | Receiver data byte selection (0 = BYTE 1) (1 = BYTE 2) |
| EN1 | INPUT | Data Bus control, enables receiver 1 data to outputs |
| EN2 | INPUT | Data Bus control, enables receiver 2 data to outputs if EN1 is high |
| BD15 | I/O | Data Bus |
| BD14 | I/O | Data Bus |
| BD13 | 1/O | Data Bus |
| BD12 | I/O | Data Bus |
| BD11 | I/O | Data Bus |
| BD10 | I/O | Data Bus |
| BD09 | I/O | Data Bus |
| BD08 | I/O | Data Bus |
| BD07 | 1/O | Data Bus |
| BD06 | I/O | Data Bus |
| GND | POWER | 0 V |
| BD05 | I/O | Data Bus |
| BD04 | I/O | Data Bus |
| BD03 | I/O | Data Bus |
| BD02 | I/O | Data Bus |
| BD01 | I/O | Data Bus |
| BD00 | I/O | Data Bus |
| TX/R | OUTPUT | Transmitter ready flag. Goes low when ARINC word loaded into FIFO. Goes high after transmission and FIFO empty. |
| $\overline{\text { PL1 }}$ | INPUT | Latch enable for byte 1 entered from data bus to transmitter FIFO. |
| $\overline{\mathrm{PL} 2}$ | INPUT | Latch enable for byte 2 entered from data bus to transmitter FIFO. Must follow PL1. |
| TXA(OUT) | OUTPUT | Line driver output - A side |
| TXB(OUT) | OUTPUT | Line driver output - B side |
| ENTX | INPUT | Enable Transmission |
| CWSTR | INPUT | Clock for control word register |
| CLK | INPUT | Master Clock input |
| TX CLK | OUTPUT | Transmitter Clock equal to Master Clock (CLK), divided by either 10 or 80. |
| $\overline{\mathrm{MR}}$ | INPUT | Master Reset, active low |

## FUNCTIONAL DESCRIPTION

## CONTROL WORD REGISTER

Both the HI-8581and HI-8589 contain 10 data flip flops whose D inputs are connected to the data bus and clocks connected to CWSTR. Each flip flop provides options to the user as follows:

| DATA <br> BUS <br> PIN | FUNCTION | CONTROL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| BDO5 | SELF TEST | $0=$ ENABLE | If enabled, the transmitter's digital outputs are internally connected to the receiver logic inputs |
| BDO6 | RECEIVER 1 DECODER | 1 = ENABLE | If enabled, ARINC bits 9 and, 10 must match the next two control word bits |
| BDO7 | - | - | If Receiver 1 Decoder is enabled, the ARINC bit 9 must match this bit |
| BDO8 | - | - | If Receiver 1 Decoder is enabled, the ARINC bit 10 must match this bit |
| BDO9 | RECEIVER 2 DECODER | 1 = ENABLE | If enabled, ARINC bits 9 and 10 must match the next two Control word bits |
| BD10 | - | - | If Receiver 2 Decoder is enabled, then ARINC bit 9 must match this bit |
| BD11 | - | - | If Receiver 2 Decoder is enabled, then ARINC bit 10 must match this bit |
| BD12 | INVERT XMTR PARITY | 1 = ENABLE | Logic 0 enables normal odd parity and Logic 1 enables even parity output in transmitter 32nd bit |
| BD13 | XMTR DATA CLK SELECT | $\begin{aligned} & 0=\div 10 \\ & 1=\div 80 \end{aligned}$ | CLK is divided either by 10 or 80 to obtain XMTR data clock |
| BD14 | RCVR DTA CLK SELECT | $\begin{aligned} & 0=\div 10 \\ & 1=\div 80 \end{aligned}$ | CLK is divided either by 10 or 80 to obtain RCVR data clock |

## ARINC 429 DATA FORMAT

The following table shows the bit positions in exchanging data with the receiver or the transmitter. ARINC bit 1 is the first bit transmitted or received.

| BYTE 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DATA } \\ & \text { BUS } \end{aligned}$ | $\begin{aligned} & \mathrm{BD} \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline \text { BD } \\ & 14 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD} \\ & 13 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD} \\ & 12 \end{aligned}$ | $\begin{gathered} \hline \mathrm{BD} \\ 11 \end{gathered}$ | $\begin{aligned} & \mathrm{BD} \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BD} \\ & 09 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{BD} \\ 08 \end{array}$ | $\begin{aligned} & \hline \mathrm{BD} \\ & 07 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{BD} \\ 06 \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{BD} \\ 05 \end{array}$ | $\begin{array}{\|l\|} \hline \text { BD } \\ 04 \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{BD} \\ 03 \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{BD} \\ 02 \end{array}$ | $\begin{array}{\|l\|} \hline \text { BD } \\ 01 \end{array}$ | $\begin{aligned} & \hline \mathrm{BD} \\ & 00 \end{aligned}$ |
| ARINC BIT | 13 | 12 | 11 | 10 | 9 | 31 | 30 | 32 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |


| BYTE 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD | BD |
| BUS | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| ARINC BIT | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 |

## THE RECEIVERS

## ARINC BUS INTERFACE

Figure 1 shows the input circuit for each receiver. The ARINC 429 specification requires the following detection levels:

| STATE | DIFFERENTIAL VOLTAGE |
| :--- | :--- |
| ONE | +6.5 Volts to +13 Volts |
| NULL | +2.5 Volts to -2.5 Volts |
| ZERO | -6.5 Volts to -13 Volts |

The HI-8581 and HI-8589 guarantee recognition of these levels with a common mode Voltage with respect to GND less than $\pm 4 \mathrm{~V}$ for the worst case condition ( 4.75 V supply and 13 V signal level).

The tolerances in the design guarantee detection of the above levels, so the actual acceptance ranges are slightly larger. If the ARINC signal is out of the actual acceptance ranges, including the nulls, the chip rejects the data.


FIGURE 1. ARINC RECEIVER INPUT

## FUNCTIONAL DESCRIPTION (cont.)

## RECEIVER LOGIC OPERATION

Figure 2 is a block diagram showing each receiver's logic.

## BIT TIMING

ARINC 429 specifies the following timing for received data:

|  |  |  |
| :--- | :---: | :---: |
|  |  |  |
| BIT RATE | $00 \mathrm{~K} \mathrm{BPS} \pm 1 \%$ | $12 \mathrm{~K}-14.5 \mathrm{~K} \mathrm{BPS}$ |
| PULSE RISE TIME | $1.5 \pm 0.5 \mu \mathrm{sec}$ | $10 \pm 5 \mu \mathrm{sec}$ |
| PULSE FALL TIME | $1.5 \pm 0.5 \mu \mathrm{sec}$ | $10 \pm 5 \mu \mathrm{sec}$ |
| PULSE WIDTH | $5 \mu \mathrm{sec} \pm 5 \%$ | $34.5-41.7 \mu \mathrm{sec}$ |

The $\mathrm{HI}-8581$ and $\mathrm{HI}-8589$ accepts signals meeting these specifications and rejects signals outside these tolerances using the method described here:

1. The timing logic requires an accurate 1.0 MHz clock source. Less than $0.1 \%$ error is recommended.
2. The sampling shift registers are 10 bits long and must show three consecutive Ones, Zeros or Nulls to be considered valid data. To qualify data bits, One or Zero in the upper bits of the sampling shift register must be followed by Null in the lower bits within the data bit time. A word gap Null requires three consecutive Nulls in both the upper and lower bits of the sampling shift register. This guarantees the minimum pulse width.
3. Each data bit must follow its predecessor by not less than 8 samples and not more than 12 samples. In this manner the
bit rate is checked. With exactly 1 MHz input clock frequency, the acceptable data bit rates are as follows:

|  | HIGH SPEED | LOW SPEED |  |
| :--- | :---: | :---: | :---: |
| DATA BIT RATE MIN | 83 K BPS |  | 10.4 K BPS |
| DATA BIT RATE MAX | 125 K BPS |  | 15.6 K BPS |

4. The Word Gap timer samples the Null shift register every 10 input clocks ( 80 for low speed) after the last data bit of a valid reception. If the Null is present, the Word Gap counter is incremented. A count of 3 enables the next reception.

## RECEIVER PARITY

The receiver parity circuit counts Ones received, including the parity bit, ARINC bit 32. If the result is odd, then " 0 " will appear in the 32nd bit.

## RETRIEVING DATA

Once 32 valid bits are recognized, the receiver logic generates an End of Sequence (EOS). If the receiver decoder is enabled and the 9th and 10th ARINC bits match the control word program bits or if the receiver decoder is disabled, then EOS clocks the data ready flag flip flop to a "1", $\overline{\mathrm{D} / \mathrm{R} 1}$ or $\overline{\mathrm{D} / \mathrm{R} 2}$ (or both) will go low. The data flag for a receiver remains low until after both ARINC bytes from that receiver are retrieved. This is accomplished by first activating EN with SEL, the byte selector, low to retrieve the first byte and then activating $\overline{E N}$ with SEL high to retrieve the second byte. EN1 retrieves data from receiver 1 and EN2 retrieves data from receiver 2.


FIGURE 2. RECEIVER BLOCK DIAGRAM

## FUNCTIONAL DESCRIPTION (cont.)

## TRANSMITTER

Ablock diagram of the transmitter section is shown in Figure 3.

## FIFO OPERATION

The FIFO is loaded sequentially by first pulsing $\overline{\mathrm{PL} 1}$ to load byte 1 and then $\overline{P L 2}$ to load byte 2 . The control logic automatically loads the 31 bit word in the next available position of the FIFO. If TX/R, the transmitter ready flag is high (FIFO empty), then 8 words, each 31 bits long, may be loaded. If TX/R is low, then only the available positions may be loaded. If all 8 positions are full, the FIFO ignores further attempts to load data.

## DATA TRANSMISSION

When ENTX goes high, enabling transmission, the FIFO positions are incremented with the top register loading into the data transmission shift register. Within 2.5 data clocks the first data bit appears at either TXA(OUT) or TXB(OUT). The 31 bits in the data transmission shift register are presented sequentially to the outputs in the ARINC 429 format with the following timing:

| HIGH SPEED | LOW SPEED |
| :---: | :---: |
| 10 Clocks | 80 Clocks |
| 5 Clocks | 40 Clocks |
| 5 Clocks | 40 Clocks |
| 40 Clocks | 320 Clocks |

The word counter detects when all loaded positions are transmitted and sets the transmitter ready flag, TX/R, high.

## TRANSMITTER PARITY

The parity generator counts the ONES in the 31-bit word. If the BD12 control word bit is set low, the 32nd bit transmitted will make parity odd. If the control bit is high, the parity is even.

## SELF TEST

If the BD05 control word bit is set low, the digital outputs of the transmitter are internally connected to the logic inputs of the receivers, bypassing the analog bus interface circuitry. Data to Receiver 1 is as transmitted and data to Receiver 2 is the complement. All data transmitted during self test is also present on the TXA(OUT) and TXB(OUT) line driver outputs.

## SYSTEM OPERATION

The two receivers are independent of the transmitter. Therefore, control of data exchanges is strictly at the option of the user. The only restrictions are:

1. The received data may be overwritten if not retrieved within one ARINC word cycle.
2. The FIFO can store 8 words maximum and ignores attempts to load addition data if full.
3. Byte 1 of the transmitter data must be loaded first.
4. Either byte of the received data may be retrieved first. Both bytes must be retrieved to clear the data ready flag.
5. After ENTX, transmission enable, goes high it cannot go low until TX/R, transmitter ready flag, goes high. Otherwise, one ARINC word is lost during transmission.


## FUNCTIONAL DESCRIPTION (cont.)

## LINE DRIVER OPERATION

The line driver in the $\mathrm{HI}-8581$ and $\mathrm{HI}-8589$ is designed to directly drive the ARINC 429 bus. The two ARINC outputs (TXA(OUT) and TXB(OUT)) provide a differential voltage to produce a +10 volt One, a -10 volt Zero, and a 0 volt Null. Setting Control Register bit 13 to zero causes a slope of $1.5 \mu$ s on the ARINC outputs. A one in Control Register bit 13 causes a slope of $10 \mu \mathrm{~s}$. Timing is set by onchip resistor and capacitor and tested to be within ARINC requirements. No additional hardware is required to control the slope. The $\mathrm{HI}-8581$ has 37.5 ohms whereas the $\mathrm{HI}-8589$ has 10 ohms in series with each line driver output. The HI-8589 is for applications where additional external series resistance is required, such as lightning protection.

## REPEATER OPERATION

Repeater mode of operation allows a data word that has been received by the HI-8581 or HI-8589 to be placed directly into its FIFO for transmission. Repeater operation is similar to normal receiver operation. In normal operation, either byte of a received data word may be read from the receiver latches first by use of SEL input. During repeater operation however, the lower byte of the data word must be read first. This is necessary because, as the data is being read, it is also being loaded into the FIFO and the transmitter FIFO is always loaded with the lower byte of the data word first. Signal flow for repeater operation is shown in the Timing Diagrams section.

## HI-8581-10 and HI-8589-10

The "-10" versions of the $\mathrm{HI}-8581$ and $\mathrm{HI}-8589$ products require a 10 Kohm resistor to be placed in series with each ARINC input without affecting the ARINC input thresholds. This option is especially useful in applications where external lightning protection is required.

Each ARINC input pin must be connected to the ARINC bus through a 10 Kohm resistor in order for the chip to properly detect the correct ARINC levels. The typical 10 volt differential signal is translated and input to a window comparator and latch. The comparator levels are set so that with the external 10 Kohm resistors, they are just below the standard 6.5 volt minimum ARINC data threshold and just above the 2.5 volt maximum ARINC null threshold.

Please refer to the Holt AN-300 Application Note for additional information and recommendations on lightning protection of Holt line drivers and line receivers.

## POWER SUPPLY SEQUENCING

The power supplies should be controlled to prevent large currents during supply turn-on and turn-off. The recommended sequence is $\mathrm{V}+$ followed by Vcc , always ensuring that $\mathrm{V}+$ is the most positive supply. The V- supply is not critical and can be asserted at any time.

## MASTER RESET (피)

On a Master Reset data transmission and reception are immediately terminated, all three FIFOs are cleared as are the FIFO flags at the device pins and in the Status Register. The Control Register is not affected by a Master Reset.

## TIMING DIAGRAMS



## LOADING CONTROL WORD



## TIMING DIAGRAMS (cont.)



TIMING DIAGRAMS (cont.)


## ABSOLUTE MAXIMUM RATINGS

|  | Power Dissipation at $25^{\circ} \mathrm{C}$ Plastic PLCC/PQFP . . . . . . . . . . . . 1.5 W , derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ Ceramic J-LEAD CERQUAD . ...... 1.0 W , derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: |
| Voltage at ARINC inputs. . . . . . . . . . . . . .-29V to +29V | DC Current Drain per pin . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$ |  |
| Voltage at any other pin. . . . . . . . . . -0.3V to Vcc +0.3V | Storage Temperature Range: . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Soldering Temperature (Leads) . . . . $280^{\circ} \mathrm{C}$ for 10 seconds (Package) . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$ | Operating Temperature Range: | (Industrial) $\ldots .{ }^{-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}} \begin{aligned} & \text { (Military) }\end{aligned} . . .55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> (Military) . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS
$\mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, $\mathrm{TA}=$ Operating Temperature Range (unless otherwise specified).

| PARAMETER | SYMBOL | CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| ARINC INPUTS |  |  |  |  |  |  |
| Differential Input Voltage: ONE <br> (429DI1(A) to 429DI1(B); 429DI2(A) to 429DI2(B)) ZERO <br>  NULL | $\begin{gathered} \text { VIH } \\ \text { VIL } \\ \text { VNUL } \end{gathered}$ | Common mode voltage less than $\pm 4 \mathrm{~V}$ with respect to GND | $\begin{array}{r} 6.5 \\ -13.0 \\ -2.5 \end{array}$ | $\begin{gathered} 10.0 \\ -10.0 \\ 0 \end{gathered}$ | $\begin{array}{r} 13.0 \\ -6.5 \\ 2.5 \end{array}$ | V V V |
| $\begin{array}{lr}\text { Input Resistance: } & \text { Differential } \\ \text { To GND } \\ \text { To Vcc }\end{array}$ | RI <br> Rg R |  | 12 12 12 | $\begin{aligned} & 27 \\ & 27 \end{aligned}$ |  | $\mathrm{K} \Omega$ <br> $\mathrm{K} \Omega$ <br> $\mathrm{K} \Omega$ |
|  | $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ |  | -450 |  | 200 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Input Capacitance:(Guaranteed but not tested) Differential <br> (429DI1(A), 429DI1(B), 429DI2(A) \& 429DI2(B)) To GND <br>  To Vcc | $\begin{aligned} & \mathrm{Cl} \\ & \mathrm{CG} \\ & \mathrm{CH} \end{aligned}$ |  |  |  | 20 20 20 | pF pF pF |
| BI-DIRECTIONAL INPUTS |  |  |  |  |  |  |
| Input Voltage: <br> Input Voltage HI Input Voltage LO | VIH <br> VIL |  | 2.1 |  | 0.7 | V |
|  | $\begin{aligned} & \text { IIH } \\ & \text { IIL } \end{aligned}$ |  | -1.5 |  | 1.5 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| OTHER INPUTS |  |  |  |  |  |  |
|  | VIH <br> VIL |  | 3.5 |  | 0.7 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Current: $\begin{array}{r}\text { Input Sink } \\ \text { Input Source }\end{array}$ | $\mathrm{IIH}$ IIL |  | -20 |  | 10 | $\mu \mathrm{A}$ |

## DC ELECTRICAL CHARACTERISTICS (cont.)

$\mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, TA = Operating Temperature Range (unless otherwise specified).

| PARAMETER |  | SYMBOL | CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| ARINC OUTPUTS |  |  |  |  |  |  |  |
| ARINC output voltage One or zero Null |  | Voout Vnout | $\underset{\sim}{\text { no load }}$ and magnitude at pin | $\begin{array}{r} 4.50 \\ -0.25 \end{array}$ | 5.00 | $\begin{aligned} & 5.50 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| ARINC output current |  | lout |  | 80 |  |  | mA |
| OTHER OUTPUTS |  |  |  |  |  |  |  |
| Output Voltage: | Logic "1" Output Voltage Logic "0" Output Voltage | Voh Vol | $\begin{aligned} \mathrm{IOH} & =-1.5 \mathrm{~mA} \\ \mathrm{IOL} & =2.6 \mathrm{~mA} \end{aligned}$ | 2.7 |  | 0.4 | V |
| Output Current: <br> (Bi-directional Pins) | Output Sink Output Source | $\begin{aligned} & \text { IoL } \\ & \text { Ioн } \end{aligned}$ | $\begin{gathered} \text { Vout }=0.4 \mathrm{~V} \\ \text { Vout }=\mathrm{Vcc}-0.4 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 3.0 \\ & 1.1 \end{aligned}$ |  |  | $\underset{\mathrm{mA}}{\mathrm{~mA}}$ |
| Output Current: <br> (All Other Outputs) | Output Sink Output Source | $\begin{aligned} & \mathrm{IOL} \\ & \mathrm{IOH} \end{aligned}$ | $\begin{gathered} \text { Vout }=0.4 \mathrm{~V} \\ \text { Vout }=\mathrm{Vcc}-0.4 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.6 \\ & 1.1 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Capacitance: |  | Co |  |  | 15 |  | pF |
| Operating Voltage Range |  |  |  |  |  |  |  |
|  |  | Vcc |  | 4.75 |  | 5.25 | V |
|  |  | V+ |  | 9.5 |  | 10.5 | V |
|  |  | V- |  | -9.5 |  | -10.5 | V |
| Operating Supply Current |  |  |  |  |  |  |  |
| Vcc |  | Icc1 |  |  |  | 20 | mA |
| V+ |  | IDD1 |  |  |  | 16 | mA |
| V- |  | IEE1 |  |  |  | 16 | mA |

## AC ELECTRICAL CHARACTERISTICS

$\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{~V}+=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=$ Oper. Temp. Range and fclk $=1 \mathrm{MHz} \pm 0.1 \%$ with $60 / 40$ duty cycle

| PARAMETER | SYMBOL | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| CONTROL WORD TIMING |  |  |  |  |  |
| $\begin{array}{r} \text { Pulse Width - } \overline{\text { CWSTR }} \\ \text { Setup - DATA BUS Valid to CWSTR HIGH } \\ \text { Hold - } \overline{\text { CWSTR }} \text { HIGH to DATA BUS Hi-Z } \end{array}$ | tCWSTR tCWSET tCWHLD | $\begin{aligned} & 80 \\ & 50 \\ & 10 \end{aligned}$ |  |  | ns ns ns |
| RECEIVER TIMING |  |  |  |  |  |
| Delay - Start ARINC 32nd Bit to $\overline{D / R}$ LOW: High Speed Low Speed | tD/R <br> tD/R |  |  | $\begin{gathered} 16 \\ 128 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Delay - $\overline{\mathrm{D} / \mathrm{R}}$ LOW to EN LOW Delay - EN LOW to D/R HIGH | tD/REN tEND/R | 0 |  | 200 | ns ns |
| Setup - SEL to EN LOW <br> Hold - SEL to EN HIGH | tselen tensel | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Delay - EN LOW to DATA BUS Valid Delay - EN HIGH to DATA BUS Hi-Z | tENDATA tDATAEN |  | 50 | $\begin{gathered} 100 \\ 30 \end{gathered}$ | ns ns |
| Pulse Width - EN1 or EN2 <br> Spacing - EN HIGH to next EN LOW | $\begin{aligned} & \text { ten } \\ & \text { tENEN } \end{aligned}$ | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| FIFO TIMING |  |  |  |  |  |
| Pulse Width - $\overline{\text { PL1 }}$ or $\overline{\text { PL2 }}$ | tPL | 80 |  |  | ns |
| Setup - DATA BUS Valid to $\overline{\text { PL }}$ HIGH Hold - PL HIGH to DATA BUS Hi-Z | tDWSET tDWHLD | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Spacing - $\overline{\mathrm{PL} 1}$ or $\overline{\mathrm{PL} 2}$ | tPL12 | 0 |  |  | ns |
| Delay - $\overline{\text { PL2 }} \mathrm{HIGH}$ to TX/R LOW | tTX/R |  |  | 840 | ns |
| TRANSMISSION TIMING |  |  |  |  |  |
| Spacing - PL2 HIGH to ENTX HIGH | tPL2EN | 0 |  |  | $\mu \mathrm{s}$ |
| Delay - 32nd ARINC Bit to TX/R HIGH | tDTX/R |  |  | 50 | ns |
| Spacing - TX/R HIGH to ENTX LOW | tentx/R | 0 |  |  | ns |
| LINE DRIVER OUTPUT TIMING |  |  |  |  |  |
| Delay - ENTX HIGH to TXA(OUT) or TXB(OUT): High Speed Delay - ENTX HIGH to TXA(OUT) or TXB(OUT): Low Speed | tendat tendat |  |  | $\begin{gathered} 25 \\ 200 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Line driver transition differential times: high to low <br> (High Speed) <br> low to high  <br> (Low Speed) high to low <br> low to high | tfx trx <br> tfx trx | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 15 \\ & 15 \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| REPEATER OPERATION TIMING |  |  |  |  |  |
| Delay - $\overline{\mathrm{EN}}$ LOW to $\overline{\text { PL LOW }}$ | tENPL | 0 |  |  | ns |
| Hold - $\overline{\text { PL HIGH to } \overline{E N} \text { HIGH }}$ | tPLEN | 0 |  |  | ns |
| Delay - TX/R LOW to ENTX HIGH | tTXIREN | 0 |  |  | ns |
| MASTER RESET PULSE WIDTH | tMR | 400 |  |  | ns |
| ARINC DATA RATE AND BIT TIMING |  |  |  | $\pm 1 \%$ |  |

## ADDITIONAL HI-8581 / HI-8589 PIN CONFIGURATIONS

(See page 1 for the 44-Pin Plastic Quad Flat Pack (PQFP) pin configuration)


HI-8581PJI / HI-8589PJI HI-8581PJT / HI-8589PJT 44-Pin Plastic J-Lead PLCC


HI-8581CJI / HI-8589CJI HI-8581CJT / HI-8589CJT
44-Pin J-Lead CERQUAD

## ORDERING INFORMATION

## HI - 8581 x $\times \underline{x}$ - $\underline{x x}$

| PART <br> NUMBER | INPUT SERIES RESISTANCE |  |
| :---: | :---: | :---: |
|  | BUILT-IN | REQUIRED EXTERNALLY |
| No dash number | 35 Kohm | 0 |
| -10 | 25 Kohm | 10 Kohm |


| PART <br> NUMBER | LEAD |
| :---: | :--- |
| FINISH |  |
| Blank | Tin / Lead (Sn / Pb) Solder |
| F | $100 \%$ Matte Tin (Pb-free, RoHS compliant) |


| PART <br> NUMBER | TEMPERATURE <br> RANGE | FLOW | BURN <br> IN |
| :---: | :--- | :---: | :---: |
| I | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | No |
| T | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | T | No |


| PART <br> NUMBER | PACKAGE <br> DESCRIPTION |
| :---: | :--- |
| CJ | 44 PIN CERQUAD J LEAD (44U) not available Pb-free |
| PJ | 44 PIN PLASTIC J LEAD PLCC (44J) |
| PQ | 44 PIN PLASTIC QUAD FLAT PACK, PQFP (44PQS) |


| PART <br> NUMBER | OUTPUT SERIES RESISTANCE |  |
| :---: | :---: | :---: |
|  | BUILT-IN | REQUIRED EXTERNALLY |
| 8581 | 37.5 Ohms | 0 |
| 8589 | 10 Ohms | 27.5 Ohms |

## 44-PIN PLASTIC PLCC

inches (millimeters)
Package Type: 44J


BSC $=$ "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)


## 44-PIN J-LEAD CERQUAD


inches (millimeters)
Package Type: 44U



BSC $=$ "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

## 44-PIN PLASTIC QUAD FLAT PACK (PQFP)

inches (millimeters)
Package Type: 44PQS


BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)


