## 74ACTQ533 <br> Quiet Series Octal Transparent Latch with 3-STATE Outputs

## Features

- $I_{C C}$ and $\mathrm{I}_{\mathrm{OZ}}$ reduced by $50 \%$

■ Guaranteed simultaneous switching noise level and dynamic threshold performance
■ Guaranteed pin-to-pin skew AC performance
■ Improved latch up immunity
■ Eight latches in a single package

- 3-STATE outputs drive bus lines or buffer memory address registers
■ Outputs source/sink 24 mA
■ Inverted version of the ACTQ373
■ 4 kV minimum ESD immunity


## General Description

The ACTQ533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flipflops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.
The ACTQ533 utilizes Fairchild Quiet Series ${ }^{\text {TM }}$ technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO ${ }^{\text {TM }}$ output control and undershoot corrector in addition to a split ground bus for superior performance.

## Ordering Information

| Order Number | Package <br> Number | Package Description |
| :--- | :---: | :--- |
| 74ACTQ533SC | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" <br> Wide Body |
| 74ACTQ533MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, <br> $4.4 m m$ Wide |

Device also available in Tape and Reel. Specify by appending suffix letter " $X$ " to the ordering number.

## Connection Diagram



Pin Description

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| LE | Latch Enable Input |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$ | 3-STATE Latch Outputs |

[^0]Logic Symbols
IEEE/IEC


## Truth Table

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| LE | $\overline{\mathbf{O E}}$ | $\mathbf{D}_{\mathbf{n}}$ | $\overline{\mathbf{O}}_{\boldsymbol{n}}$ |
| X | H | X | Z |
| $H$ | L | L | H |
| $H$ | L | H | L |
| L | L | X | $\overline{\mathrm{O}}_{\mathbf{0}}$ |

H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance
X = Immaterial
$\overline{\mathrm{O}}_{0}=$ Previous $\overline{\mathrm{O}}_{0}$ before HIGH-to-LOW transition of Latch Enable

## Functional Description

The ACTQ533 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the $D_{n}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the $D$ inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{\mathrm{OE}})$ input. When $\overline{\mathrm{OE}}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{\mathrm{OE}}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 V to +7.0 V |
| $\mathrm{I}_{\text {IK }}$ | DC Input Diode Current $\begin{aligned} & V_{I}=-0.5 \mathrm{~V} \\ & V_{I}=V_{C C}+0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| $V_{1}$ | DC Input Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{IOK}^{\text {l }}$ | DC Output Diode Current $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{0}$ | DC Output Source or Sink Current | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {CC }}$ or $\mathrm{I}_{\text {GND }}$ | DC V ${ }_{\text {CC }}$ or Ground Current per Output Pin | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | DC Latch-Up Source or Sink Current | $\pm 300 \mathrm{~mA}$ |
| TJ | Junction Temperature | $140^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Minimum Input Edge Rate: <br> $\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to $2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. |  | uaranteed Limits |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 2.0 | 2.0 | V |
|  |  | 5.5 |  | 1.5 | 2.0 | 2.0 |  |
| VIL | Maximum LOW Level Input Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 0.8 | 0.8 | V |
|  |  | 5.5 |  | 1.5 | 0.8 | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Level Output Voltage | 4.5 | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 4.49 | 4.4 | 4.4 | V |
|  |  | 5.5 |  | 5.49 | 5.4 | 5.4 |  |
|  |  | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |  | 3.86 | 3.76 |  |
|  |  | 5.5 | $\mathrm{IOH}^{\text {a }}=-24 \mathrm{~mA}^{(1)}$ |  | 4.86 | 4.76 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum LOW Level Output Voltage | 4.5 | $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ | 0.001 | 0.1 | 0.1 | V |
|  |  | 5.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |  | 0.36 | 0.44 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}{ }^{(1)}$ |  | 0.36 | 0.44 |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Maximum 3-STATE Leakage Current | 5.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} ; \\ & \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \end{aligned}$ |  | $\pm 0.25$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Maximum I ${ }_{\text {CC }} /$ Input | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}$ | 0.6 |  | 1.5 | mA |
| IOLD | Minimum Dynamic Output Current ${ }^{(2)}$ | 5.5 | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max. |  |  | 75 | mA |
| IOHD |  | 5.5 | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min. |  |  | -75 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current | 5.5 | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 4.0 | 40.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | Figures 1 \& $2^{(3)}$ | 1.1 | 1.5 |  | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | Figures 1 \& $2^{(3)}$ | -0.6 | -1.2 |  | V |
| $\mathrm{V}_{\text {IHD }}$ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | (4) | 1.9 | 2.2 |  | V |
| $\mathrm{V}_{\text {ILD }}$ | Maximum LOW Level Dynamic Input Voltage | 5.0 | (4) | 1.2 | 0.8 |  | V |

## Notes:

1. All outputs loaded; thresholds on input associated with output under test.
2. Maximum test duration 2.0 ms , one output loaded at a time.
3. Max number of outputs defined as (n). Data inputs are driven $0 V$ to $3 V$. One output @ GND.
4. Max number of data inputs ( $n$ ) switching. ( $n-1$ ) inputs switching $0 V$ to $3 V$ Input-under-test switching: 3 V to threshold $\left(\mathrm{V}_{\mathrm{ILD}}\right)$, 0 V to threshold $\left(\mathrm{V}_{\mathrm{IHD}}\right), \mathrm{f}=1 \mathrm{MHz}$.

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})^{(5)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Propagation Delay, $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | 2.0 | 6.0 | 8.0 | 2.0 | 8.5 | ns |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Propagation Delay, LE to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | 2.5 | 7.0 | 9.0 | 2.5 | 9.5 | ns |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZH }}$ | Output Enable Time | 5.0 | 2.0 | 7.0 | 9.0 | 2.0 | 9.5 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}, \mathrm{t}_{\mathrm{PLZ}}$ | Output Disable Time | 5.0 | 1.0 | 8.0 | 10.0 | 1.0 | 10.5 | ns |
| $\mathrm{t}_{\text {OSHL }}, \mathrm{t}_{\text {OSLH }}$ | Output to Output Skew, $\mathrm{D}_{\mathrm{n}}$ to $\mathrm{O}_{\mathrm{n}}{ }^{(6)}$ | 5.0 |  | 0.5 | 1.0 |  | 1.0 | ns |

## Notes:

5. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ). Parameter guaranteed by design.

AC Operating Requirements

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(7)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. | Guaranteed Minimum |  |  |
| $t_{s}$ | Setup Time, HIGH or LOW, $\mathrm{D}_{\mathrm{n}}$ to LE | 5.0 | 0 | 3.0 | 3.0 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, HIGH or LOW, $\mathrm{D}_{\mathrm{n}}$ to LE | 5.0 | 0 | 1.5 | 1.5 | ns |
| $\mathrm{t}_{\mathrm{w}}$ | LE Pulse Width, HIGH | 5.0 | 2.0 | 4.0 | 4.0 | ns |

Note:
7. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

Capacitance

| Symbol | Parameter | Conditions | Typ. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=\mathrm{OPEN}$ | 4.5 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40 | pF |

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

## Equipment:

Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope

## Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF, $500 \Omega$.
2. Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
4. Set the HFS generator to toggle all but one output at a frequency of 1 MHz . Greater frequencies will increase DUT heating and effect the results of the measurement.
5. Set the HFS generator input levels at OV LOW and 3V HIGH for ACT devices and OV LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.


## Notes:

8. $\mathrm{V}_{\mathrm{OHV}}$ and $\mathrm{V}_{\mathrm{OLP}}$ are measured with respect to ground reference.
9. Input pulses have the following characteristics: $\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$, skew $<150 \mathrm{ps}$.
Figure 1. Quiet Output Noise Voltage Waveforms
$\mathrm{V}_{\mathrm{OLP}} / \mathrm{V}_{\mathrm{OLV}}$ and $\mathrm{V}_{\mathrm{OHP}} / \mathrm{V}_{\mathrm{OHV}}$ :
■ Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
■ Measure $\mathrm{V}_{\text {OLP }}$ and $\mathrm{V}_{\text {OLV }}$ on the quiet output during the worst case transition for active and enable. Measure $\mathrm{V}_{\mathrm{OHP}}$ and $\mathrm{V}_{\mathrm{OHV}}$ on the quiet output during the worst case active and enable transition.
■ Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
$\mathrm{V}_{\text {ILD }}$ and $\mathrm{V}_{\text {IHD }}$ :
■ Monitor one of the switching outputs using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
■ First increase the input LOW voltage level, $\mathrm{V}_{\mathrm{IL}}$, until the output begins to oscillate or steps out a min of 2 ns . Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits. The input LOW voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {ILD }}$.
■ Next decrease the input HIGH voltage level on the $\mathrm{V}_{\mathrm{IH}}$ until the output begins to oscillate or steps out a min of 2 ns . Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{I H}$ limits. The input HIGH voltage level at which oscillation occurs is defined as $\mathrm{V}_{\mathrm{IHD}}$.

- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


Figure 2. Simultaneous Switching Test Circuit

## Physical Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.


Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.


NOTES:
A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
B. DIMENSIONS ARE IN MILLIMETERS.
c. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE GAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

## MTC2OREVD1

Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX ${ }^{\circledR}$
Across the board. Around the world. ${ }^{\text {TM }}$
ActiveArray ${ }^{\text {™ }}$
Bottomless ${ }^{\text {TM }}$
Build it Now ${ }^{\text {TM }}$
CoolFET ${ }^{\text {TM }}$
CROSSVOLT ${ }^{\text {TM }}$
CTLTM
Current Transfer Logic ${ }^{\text {TM }}$
DOME ${ }^{\text {TM }}$
$\mathrm{E}^{2} \mathrm{CMOS}^{\text {TM }}$
EcoSPARK ${ }^{\circledR}$
EnSigna ${ }^{\text {TM }}$
FACT Quiet Series ${ }^{\text {TM }}$
FACT ${ }^{\text {® }}$
FAST ${ }^{\text {® }}$
FASTr ${ }^{T M}$
FPS ${ }^{\text {™ }}$
FRFET ${ }^{\circledR}$
GlobalOptoisolator ${ }^{\text {TM }}$
GTO ${ }^{\text {™ }}$
$\mathrm{HiSeC}^{\text {™ }}$


| Power-SPM ${ }^{\text {TM }}$ | TinyBoost ${ }^{\text {TM }}$ |
| :---: | :---: |
| PowerTrench ${ }^{\text {® }}$ | TinyBuck ${ }^{\text {TM }}$ |
| Programmable Active Droop ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| QFET ${ }^{\text {® }}$ | TINYOPTO'M |
| QS ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| QT Optoelectronics ${ }^{\text {™ }}$ | TinyWire ${ }^{\text {TM }}$ |
| Quiet Series ${ }^{\text {TM }}$ | TruTranslation ${ }^{\text {™ }}$ |
| RapidConfigure ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {™ }}$ |
| RapidConnect ${ }^{\text {TM }}$ | UHC ${ }^{\text {® }}$ |
| ScalarPump ${ }^{\text {TM }}$ | UniFET ${ }^{\text {TM }}$ |
| SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {TM }}$ |
| SPM ${ }^{\text {® }}$ | Wire ${ }^{\text {TM }}$ |
| STEALTH ${ }^{\text {TM }}$ |  |
| SuperFET ${ }^{\text {TM }}$ |  |
| SuperSOT ${ }^{\text {TM }}$-3 |  |
| SuperSOT ${ }^{\text {TM }}$ 6 |  |
| SuperSOT ${ }^{\text {TM }}$ - 8 |  |
| SyncFET ${ }^{\text {TM }}$ |  |
| TCM ${ }^{\text {™ }}$ |  |
| The Power Franchise ${ }^{\text {® }}$ |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be <br> published at a later date. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice to improve <br> design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been <br> discontinued by Fairchild Semiconductor. The datasheet is printed for <br> reference information only. |


[^0]:    FACT $^{T M}$, FACT Quiet Series ${ }^{T M}$, and GTO ${ }^{\text {TM }}$ are trademarks of Fairchild Semiconductor Corporation.

