
# intel.

# PENTIUM® PROCESSOR AT ICOMP INDEX 510\60 MHz PENTIUM® PROCESSOR AT ICOMP INDEX 567\66 MHz

- Binary Compatible with Large Software Base
  - DOS\*, OS/2\*, UNIX\*, and WINDOWS\*
- **■** 32-Bit Microprocessor
  - 32-Bit Addressing
  - -- 64-Bit Data Bus
- Superscalar Architecture
  - Two Pipelined Integer Units
  - Capable of under One Clock per Instruction
  - -- Pipelined Floating Point Unit
- Separate Code and Data Caches
  - 8K Code, 8K Write Back Data
  - 2-Way 32-Byte Line Size
  - Software Transparent
  - MESI Cache Consistency Protocol
- Advanced Design Features
  - Branch Prediction
  - Virtual Mode Extensions

- **273-Pin Grid Array Package**
- BiCMOS Silicon Technology
- Increased Page Size
  - 4M for Increased TLB Hit Rate
- **Multi-Processor Support** 
  - Multiprocessor Instructions
  - Support for Second Level Cache
- Internal Error Detection
  - Functional Redundancy Checking
  - Built in Self Test
  - Parity Testing and Checking
- IEEE 1149.1 Boundary Scan Compatibility
- Performance Monitoring
  - Counts Occurrence of Internal Events
  - Traces Execution through Pipelines

The Pentium® processor (510\60, 567\66) provides the next generation of power for high-end workstations and servers. The Pentium processor (510\60, 567\66) is compatible with the entire installed base of applications for DOS\*, Windows\*, OS/2\*, and UNIX\*. The Pentium processor's superscalar architecture can execute two instructions per clock cycle. Branch Prediction and separate caches also increase performance. The pipelined floating point unit of the Pentium processor (510\60, 567\66) delivers workstation level performance. Separate code and data caches reduce cache conflicts while remaining software transparent. The Pentium processor (510\60, 567\66) has 3.1 million transistors and is built on Intel's 0.8 Micron BiCMOS silicon technology. The Pentium processor may contain design defects or errors known as errata. Current characterized errata are available upon request.



241595-1

241595-1

\*Other brands and names are the property of their respective owners.

4826175 0158594 130 M

November 1995 Order Number: 241595-003

## **Pentium® Processor (510\60, 567\66)**

CONTENTS	PAGE	CONTENTS	PAGE
1.0 MICROPROCESSOR ARCHITECTURE OVERVIEW	2-14	3.0 ELECTRICAL SPECIFICATIONS	
		3.1 Power and Ground	
2.0 PINOUT	2-17	3.2 Decoupling Recommendations	2-30
2.1 Pinout and Pin Descriptions	2-17	3.3 Connection Specifications	. 2-30
2.1.1 Pentium® Processor (510)	<b>6</b> 0,	3.4 Maximum Ratings	2-30
567\66) Pinout		3.5 D.C. Specifications	2-31
2.2 Design Notes	2-20	3.6 A.C. Specifications	
2.3 Quick Pin Reference	2-20		
2.4 Pin Reference Tables	2-27	4.0 MECHANICAL SPECIFICATIONS	2-40
2.5 Pin Grouping According to Function	2-29	5.0 THERMAL SPECIFICATIONS	. 2-42
2.6 Output Pin Grouping According when Driven			

4826175 D158595 D77 🚃 ·



### 1.0 MICROPROCESSOR ARCHITECTURE OVERVIEW

The Pentium® processor (510\60, 567\66) is the next generation member of the Intel386™ and Intel486™ microprocessor family. It is 100% binary compatible with the 8086/88, 80286, Intel386 DX CPU, Intel386 SX CPU, Intel486 DX CPU, Intel486 SX and the Intel486 DX2 CPUs.

The Pentium processor (510\60, 567\66) contains all of the features of the Intel486 CPU, and provides significant enhancements and additions including the following:

- Superscalar Architecture
- · Dynamic Branch Prediction
- · Pipelined Floating-Point Unit
- Improved Instruction Execution Time
- · Separate 8K Code and Data Caches
- · Writeback MESI Protocol in the Data Cache
- 64-Bit Data Bus
- · Bus Cycle Pipelining
- · Address Parity
- · Internal Parity Checking
- · Functional Redundancy Checking
- Execution Tracing
- · Performance Monitoring
- IEEE 1149.1 Boundary Scan
- · System Management Mode
- Virtual Mode Extensions

The application instruction set of the Pentium processor (510\60, 567\66) includes the complete Intel486 CPU instruction set with extensions to accommodate some of the additional functionality of the Pentium processor (510\60, 567\66). All application software written for the Intel386 and Intel486 microprocessors will run on the Pentium processor (510\60, 567\66) without modification. The on-chip memory management unit (MMU) is completely compatible with the Intel386 and Intel486 CPUs.

The Pentium processor (510\60, 567\66) implements several enhancements to increase performance. The two instruction pipelines and floating-point unit on the Pentium processor (510\60, 567/66) are capable of independent operation. Each pipeline issues frequently used instructions in a single clock. Together, the dual pipes can issue two integer instructions in one clock, or one floating point instruction (under certain circumstances, 2 floating point instructions) in one clock.

Branch prediction is implemented in the Pentium processor (510\60, 567\66). To support this, the Pentium processor (510\60, 567\66) implements two prefetch buffers, one to prefetch code in a linear fashion, and one that prefetches code according to the BTB so the needed code is almost always prefetched before it is needed for execution.

The floating-point unit has been completely redesigned over the Intel486 CPU. Faster algorithms provide up to 10X speed-up for common operations including add, multiply, and load.

The Pentium processor (510\60, 567\66) includes separate code and data caches integrated on chip to meet its performance goals. Each cache is 8 Kbytes in size, with a 32-byte line size and is 2-way set associative. Each cache has a dedicated Translation Lookaside Buffer (TLB) to translate linear addresses to physical addresses. The data cache is configurable to be writeback or writethrough on a line by line basis and follows the MESI protocol. The data cache tags are triple ported to support two data transfers and an inquire cycle in the same clock. The code cache is an inherently write protected cache. The code cache tags are also triple ported to support snooping and split line accesses. Individual pages can be configured as cacheable or noncacheable by software or hardware. The caches can be enabled or disabled by software or hardware.

The Pentium processor (510\60, 567\66) has increased the data bus to 64-bits to improve the data transfer rate. Burst read and burst writeback cycles are supported by the Pentium processor (510\60, 567\66). In addition, bus cycle pipelining has been added to allow two bus cycles to be in progress simultaneously. The Pentium processor (510\60, 567\66) Memory Management Unit contains optional extensions to the architecture which allow 4 Mbyte page sizes.

The Pentium processor (510\60, 567\66) has added significant data integrity and error detection capability. Data parity checking is still supported on a byte by byte basis. Address parity checking, and internal parity checking features have been added along with a new exception, the machine check exception. In addition, the Pentium processor (510\60, 567\66) has implemented functional redundancy checking to provide maximum error detection of the processor and the interface to the processor. When functional redundancy checking is used, a second processor, the "checker" is used to execute in lock step with the "master" processor. The checker samples the master's outputs and compares those values with the values it computes internally, and asserts an error signal if a mismatch occurs.



As more and more functions are integrated on chip, the complexity of board level testing is increased. To address this, the Pentium processor (510\60, 567\66) has increased test and debug capability. Like many of the Intel486 CPUs, the Pentium processor (510\60, 567\66) implements IEEE Boundary Scan (Standard 1149.1). In addition, the Pentium processor (510\60, 567\66) has specified 4 breakpoint pins that correspond to each of the debug registers and externally indicate a breakpoint match. Execution tracing provides external indications when an instruction has completed execution in either of the two internal pipelines, or when a branch has been taken.

System management mode has been implemented along with some extensions to the SMM architecture. Enhancements to the Virtual 8086 mode have been made to increase performance by reducing the number of times it is necessary to trap to a virtual 8086 monitor.

Figure 1-1 shows a block diagram of the Pentium processor (510\60, 567\66).

The block diagram shows the two instruction pipelines, the "u" pipe and the "v" pipe. The u-pipe can execute all integer and floating point instructions. The v-pipe can execute simple integer instructions and the FXCH floating point instructions.




Figure 1-1. Pentium® Processor (510\60, 567\66) Block Diagram

■ 4826175 D158597 94T ■

## PENTIUM® PROCESSOR (510\60, 567\66)



The separate caches are shown, the code cache and data cache. The data cache has two ports, one for each of the two pipes (the tags are triple ported to allow simultaneous inquire cycles). The data cache has a dedicated Translation Lookaside Buffer (TLB) to translate linear addresses to the physical addresses used by the data cache.

The code cache, branch target buffer and prefetch buffers are responsible for getting raw instructions into the execution units of the Pentium processor (510\60, 567\66). Instructions are fetched from the code cache or from the external bus. Branch addresses are remembered by the branch target buffer. The code cache TLB translates linear addresses to physical addresses used by the code cache.

The decode unit decodes the prefetched instructions so the Pentium processor (510\60, 567\66) can execute the instruction. The control ROM contains the microcode which controls the sequence of operations that must be performed to implement the Pentium processor (510\60, 567\66) architecture. The control ROM unit has direct control over both pipelines.

The Pentium processor (510\60, 567\66) contains a pipelined floating point unit that provides a significant floating point performance advantage over previous generations of the Pentium processor (510\60, 567\66).

The architectural features introduced in this chapter are more fully described in the *Pentium® Processor Family Developer's Manual*, Volume 3.



### 2.0 PINOUT

## 2.1 Pinout and Pin Descriptions

## 2.1.1 Pentium® PROCESSOR (510\60, 567\66) PINOUT




Figure 2-1. Pentium® Processor (510\60, 567\66) Pinout (Top View)






Figure 2-2. Pentium® Processor (510\60, 567\66) Pinout (Bottom View)



Table 2-1. Pentium® Processor (510\60, 567\66) Pin Cross Reference Table by Pin Name

Signal	Location
А3	T17
A4	W19
A5	U18
A6	U17
A7	T16
A8	U16
A9	T15
A10	U15
A11	T14
A12	U14
A13	T13
A14	U13
A15	T12
A16	U12
A17	T11
A18	U11
A19	T10
A20	U10
A21	U21
A22	U09
A23	U20
A24	U08
A25	U19
A26	T09
A27	V21
A28	V06
A29	V20
A30	W05
A31	V19
A20M#	U05
ADS#	P04
AHOLD	L02
AP	P03
APCHK#	W03
BE0#	U04
BE1#	Q04

Signal	Location	
BE2#	U06	
BE3#	V01	
BE4#	T06	
BE5#	S04	
BE6#	U07	
BE7#	W01	
BOFF#	K04	
BP2	B02	
BP3	B03	
BRDY#	L04	
BREQ	V02	
ВТО	T08	
BT1	W21	
BT2	T07	
ВТ3	W20	
BUSCHK#	T03	
CACHE#	J04	
CLK	K18	
D0	D03	
D1	E03	
D2	E04	
D3	F03	
D4	C04	
D5	G03	
D6	B04	
D7	G04	
D8	F04	
D9	C12	
D10	C13	
D11	E05	
D12	C14	
D13	D04	
D14	D13	
D15	D05	
D16	D06	
D17	B09	

Signal	Location
D18	C06
D19	C15
D20	D07
D21	C16
D22	C07
D23	A10
D24	B10
D25	C08
D26	C11
D27	D09
D28	D11
D29	C09
D30	D12
D31	C10
D32	D10
D33	C17
D34	C19
D35	D17
D36	C18
D37	D16
D38	D19
D39	D15
D40	D14
D41	B19
D42	D20
D43	A20
D44	D21
D45	A21
D46	E18
D47	B20
D48	B21
D49	F19
D50	C20
D51	F18
D52	C21
D53	G18

ble by Pin N	1		
Signal	Location		
D54	E20		
D55	G19		
D56	H21		
D57	F20		
D58	J18		
D59	H19		
D60	L19		
D61	K19		
D62	J19		
D63	H18		
D/C#	V04		
DP0	H04		
DP1	C05		
DP2	A9		
DP3	D08		
DP4	D18		
DP5	A19		
DP6	E19		
DP7	E21		
EADS#	M03		
EWBE#	A03		
FERR#	H03		
FLUSH#	U02		
FRCMC#	M19		
HIT#	W02		
HITM#	M04		
HLDA	Q03		
HOLD	V05		
IBT	T19		
IERR#	C02		
IGNNE#	S20		
INIT	T20		
INTR	N18		
INV	A01		
IU	J02		
IV	B01		



Table 2-1. Pentium® Processor (510\60, 567\66) Pin Cross Reference Table by Pin Name (Continued)

I abic E. I. I Citadili - I		
Signal	Location	
KEN#	J03	
LOCK#	V03	
M/IO#	A02	
NA#	K03	
NMI	N19	
PCD	W04	
PCHK#	R03	
PEN#	M18	
PM0/BP0	D02	
PM1/BP1	C03	
PRDY	U03	
PWT	S03	

Signal	Location
RESET	L18
R/S#	R18
SCYC	R04
SMI#	P18
SMIACT#	T05
TCK	T04
TDI	T21
TD0	S21
TMS	P19
TRST#	S18
WB/WT#	M02
W/R#	N03

Signal	Location
NC	L03, N04, Q19, R19, S19, T18
Vcc	A04, A05, A06, A07, A08, A11, A12, A13, A14, A15, A16, A17, A18, C01, D01, E01, F01, F21, G01, G21, H01, J21 K21, L21, M21, N01, N21, P01, P21, Q01, Q18, Q21, R01, R21, S01, T01, U01, W06, W07, W08, W09, W10, W11, W12, W13, W14, W15, W16, W17, W18

7 1 111 144111	e (Continued)
Signal	Location
Vss	B05, B06, B07, B08, B11, B12, B13, B14, B15, B16, B17, B18, E02, F02, G02, G20, H02, H20, J01, J20, K01, K02, K20, L01, L20, M01, M20, N02, N20, P02, P20, Q02, Q20, R02, R20, S02, T02, V07, V08, V09, V10, V11, V12, V13, V14, V15, V16, V17, V18

## 2.2 Design Notes

For reliable operation, always connect unused inputs to an appropriate signal level. Unused active LOW inputs should be connected to V<sub>CC</sub>. Unused active HIGH inputs should be connected to GND.

No Connect (NC) pins must remain unconnected. Connection of NC pins may result in component failure or incompatibility with processor steppings.

#### NOTE:

The No Connect pin located at L03 (BRDYC#) along with BUSCHK# are sampled by the Pentium processor (510\60, 567\66) at RESET to configure the I/O buffers of the processor for use with the 82496 Cache Controller/82491 Cache SRAM secondary cache as a chip set (refer to the Pentium® Processor Family Developer's Manual, Volume 2 for further information).

#### 2.3 Quick Pin Reference

This section gives a brief functional description of each of the pins. For a detailed description, see the Hardware Interface chapter in the Pentium® Processor Family Developer's Manual, Volume 1. Note that all input pins must meet their AC/DC specifications to guarantee proper functional behavior. In this section, the pins are arranged in alphabetical order. The functional grouping of each pin is listed at the end of this chapter.

The # symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage. When a # symbol is not present after the signal name, the signal is active, or asserted at the high voltage level.



Table 2-2. Quick Pin Reference

Symbol	Type*	Name and Function
A20M#	1	When the address bit 20 mask pin is asserted, the Pentium® Processor (510\60, 567\66) emulates the address wraparound at one Mbyte which occurs on the 8086. When A20M# is asserted, the Pentium processor (510\60, 567\66) masks physical address bit 20 (A20) before performing a lookup to the internal caches or driving a memory cycle on the bus. The effect of A20M# is undefined in protected mode. A20M# must be asserted only when the processor is in real mode.
A31-A3	1/0	As outputs, the <i>address</i> lines of the processor along with the byte enables define the physical area of memory or I/O accessed. The external system drives the inquire address to the processor on A31–A5.
ADS#	0	The address status indicates that a new valid bus cycle is currently being driven by the Pentium processor (510\60, 567\66).
AHOLD	1/0	In response to the assertion of address hold, the Pentium processor (510\60, 567\66) will stop driving the address lines (A31-A3), and AP in the next clock. The rest of the bus will remain active so data can be returned or driven for previously issued bus cycles.
AP	1/0	Address parity is driven by the Pentium processor (510\60, 567\66) with even parity information on all Pentium processor (510\60, 567\66) generated cycles in the same clock that the address is driven. Even parity must be driven back to the Pentium processor (510\60, 567\66) during inquire cycles on this pin in the same clock as EADS# to ensure that the correct parity check status is indicated by the Pentium processor (510\60, 567\66).
APCHK#	0	The address parity check status pin is asserted two clocks after EADS# is sampled active if the Pentium processor (510\60, 567\66) has detected a parity error on the address bus during inquire cycles. APCHK# will remain active for one clock each time a parity error is detected.
BE7#~BE0#	0	The <i>byte enable</i> pins are used to determine which bytes must be written to external memory, or which bytes were requested by the CPU for the current cycle. The byte enables are driven in the same clock as the address lines (A31–3).
BOFF#	I	The backoff input is used to abort all outstanding bus cycles that have not yet completed. In response to BOFF#, the Pentium processor (510\60, 567\66) will float all pins normally floated during bus hold in the next clock. The processor remains in bus hold until BOFF# is negated at which time the Pentium processor (510\60, 567\66) restarts the aborted bus cycle(s) in their entirety.
BP[3:2] PM/BP[1:0]	0	The breakpoint pins (BP3-0) correspond to the debug registers, DR3-DR0. These pins externally indicate a breakpoint match when the debug registers are programmed to test for breakpoint matches.  BP1 and BP0 are multiplexed with the Performance Monitoring pins (PM1 and PM0). The PB1 and PB0 bits in the Debug Mode Control Register determine if the pins are configured as breakpoint or performance monitoring pins. The pins come out of reset configured for performance monitoring.
BRDY#	ı	The burst ready input indicates that the external system has presented valid data on the data pins in response to a read or that the external system has accepted the Pentium processor (510\60, 567\66) data in response to a write request. This signal is sampled in the T2, T12 and T2P bus states.



Table 2-2. Quick Pin Reference (Continued)

Symbol	Type*	Name and Function
BREQ	0	The bus request output indicates to the external system that the Pentium processor (510\60, 567\66) has internally generated a bus request. This signal is always driven whether or not the Pentium processor (510\60, 567\66) is driving its bus.
BT3-BT0	0	The <i>branch trace</i> outputs provide bits 2-0 of the branch target linear address (BT2-BT0) and the default operand size (BT3) during a branch trace message special cycle.
BUSCHK#		The bus check input allows the system to signal an unsuccessful completion of a bus cycle. If this pin is sampled active, the Pentium processor (510\60, 567\66) will latch the address and control signals in the machine check registers. If in addition, the MCE bit in CR4 is set, the Pentium processor (510\60, 567\66) will vector to the machine check exception.
CACHE#	0	For Pentium processor (510\60, 567\66)-initiated cycles the <i>cache</i> pin indicates internal cacheability of the cycle (if a read), and indicates a burst writeback cycle (if a write). If this pin is driven inactive during a read cycle, Pentium processor (510\60, 567\66) will not cache the returned data, regardless of the state of the KEN# pin. This pin is also used to determine the cycle length (number of transfers in the cycle).
CLK	ı	The clock input provides the fundamental timing for the Pentium processor (510\60, 567\66). Its frequency is the internal operating frequency of the Pentium processor (510\60, 567\66) and requires TTL levels. All external timing parameters except TDI, TDO, TMS and TRST# are specified with respect to the rising edge of CLK.
D/C#	0	The Data/Code output is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. D/C# distinguishes between data and code or special cycles.
D63-D0	1/0	These are the 64 data lines for the processor. Lines D7-D0 define the least significant byte of the data bus; lines D63-D56 define the most significant byte of the data bus. When the CPU is driving the data lines, they are driven during the T2, T12, or T2P clocks for that cycle. During reads, the CPU samples the data bus when BRDY # is returned.
DP7-DP0	1/0	These are the <i>data parity</i> pins for the processor. There is one for each byte of the data bus. They are driven by the Pentium processor (510\60, 567\66) with even parity information on writes in the same clock as write data. Even parity information must be driven back to the Pentium processor (510\60, 567\66) on these pins in the same clock as the data to ensure that the correct parity check status is indicated by the Pentium processor (510\60, 567\66). DP7 applies to D63-D56, DP0 applies to D7-D0.
EADS#	ı	This signal indicates that a <i>valid external address</i> has been driven onto the Pentium processor (510\60, 567\66) address pins to be used for an inquire cycle.
EWBE#	1	The external write buffer empty input, when inactive (high), indicates that a write cycle is pending in the external system. When the Pentium processor (510\60, 567\66) generates a write, and EWBE# is sampled inactive, the Pentium processor (510\60, 567\66) will hold off all subsequent writes to all E or M-state lines in the data cache until all write cycles have completed, as indicated by EWBE# being active.



Table 2-2. Quick Pin Reference (Continued)

Symbol	Type*	Name and Function
FERR#	0	The floating point error pin is driven active when an unmasked floating point error occurs. FERR# is similar to the ERROR# pin on the Intel387™ math coprocessor. FERR# is included for compatibility with systems using DOS type floating point error reporting.
FLUSH#	<b> </b>	When asserted, the <i>cache flush</i> input forces the Pentium processor (510\60, 567\66) to writeback all modified lines in the data cache and invalidate its internal caches. A Flush Acknowledge special cycle will be generated by the Pentium processor (510\60, 567\66) indicating completion of the writeback and invalidation.  If FLUSH# is sampled low when RESET transitions from high to low, tristate test
		mode is entered.
FRCMC#	I	The Functional Redundancy Checking Master/Checker mode input is used to determine whether the Pentium processor (510\60, 567\66) is configured in master mode or checker mode. When configured as a master, the Pentium processor (510\60, 567\66) drives its output pins as required by the bus protocol. When configured as a checker, the Pentium processor (510\60, 567\66) tristates all outputs (except IERR# and TDO) and samples the output pins.
		The configuration as a master/checker is set after RESET and may not be changed other than by a subsequent RESET.
HIT#	0	The hit indication is driven to reflect the outcome of an inquire cycle. If an inquire cycle hits a valid line in either the Pentium processor (510\60, 567\66) data or instruction cache, this pin is asserted two clocks after EADS# is sampled asserted. If the inquire cycle misses Pentium processor (510\60, 567\66) cache, this pin is negated two clocks after EADS#. This pin changes its value only as a result of an inquire cycle and retains its value between the cycles.
HITM#	0	The hit to a modified line output is driven to reflect the outcome of an inquire cycle. It is asserted after inquire cycles which resulted in a hit to a modified line in the data cache. It is used to inhibit another bus master from accessing the data until the line is completely written back.
HLDA	0	The bus hold acknowledge pin goes active in response to a hold request driven to the processor on the HOLD pin. It indicates that the Pentium processor (510\60, 567\66) has floated most of the output pins and relinquished the bus to another local bus master. When leaving bus hold, HLDA will be driven inactive and the Pentium processor (510\60, 567\66) will resume driving the bus. If the Pentium processor (510\60, 567\66) has bus cycle pending, it will be driven in the same clock that HLDA is deasserted.
HOLD	I	In response to the <i>bus hold request</i> , the Pentium processor (510\60, 567\66) will float most of its output and input/output pins and assert HLDA after completing all outstanding bus cycles. The Pentium processor (510\60, 567\66) will maintain its bus in this state until HOLD is deasserted. HOLD is not recognized during LOCK cycles. The Pentium processor (510\60, 567\66) will recognize HOLD during reset.
IBT	О	The <i>instruction branch taken</i> pin is driven active (high) for one clock to indicate that a branch was taken. This output is always driven by the Pentium processor (510\60, 567\66).



Table 2-2. Quick Pin Reference (Continued)

Symbol	Type*	Name and Function
IERR#	0	The <i>internal error</i> pin is used to indicate two types of errors, internal parity errors and functional redundancy errors. If a parity error occurs on a read from an internal array, the Pentium processor (510\60, 567\66) will assert the IERR # pin for one clock and then shutdown. If the Pentium processor (510\60, 567\66) is configured as a checker and a mismatch occurs between the value sampled on the pins and the corresponding value computed internally, the Pentium processor (510\60, 567\66) will assert IERR # two clocks after the mismatched value is returned.
IGNNE#	I	This is the <i>ignore numeric error</i> input. This pin has no effect when the NE bit in CR0 is set to 1. When the CR0.NE bit is 0, and the IGNNE# pin is asserted, the Pentium processor (510\60, 567\66) will ignore any pending unmasked numeric exception and continue executing floating point instructions for the entire duration that this pin is asserted. When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating point instruction is one of FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the Pentium processor (510\60, 567\66) will execute the instruction in spite of the pending exception. When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating point instruction is one other than FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the Pentium processor (510\60, 567\66) will stop execution and wait for an external interrupt.
INIT	I	The Pentium processor (510\60, 567\66) initialization input pin forces the Pentium processor (510\60, 567\66) to begin execution in a known state. The processor state after INIT is the same as the state after RESET except that the internal caches, write buffers, and floating point registers retain the values they had prior to INIT. INIT may NOT be used in lieu of RESET after power-up.  If INIT is sampled high when RESET transitions from high to low the Pentium
		processor (510\60, 567\66) will perform built-in self test prior to the start of program execution.
INTR	ļ	An active maskable interrupt input indicates that an external interrupt has been generated. If the IF bit in the EFLAGS register is set, the Pentium processor (510\60, 567\66) will generate two locked interrupt acknowledge bus cycles and vector to an interrupt handler after the current instruction execution is completed. INTR must remain active until the first interrupt acknowledge cycle is generated to assure that the interrupt is recognized.
INV	_	The <i>invalidation</i> input determines the final cache line state (S or I) in case of an inquire cycle hit. It is sampled together with the address for the inquire cycle in the clock EADS # is sampled active.
IU	0	The <i>u-pipe instruction complete</i> output is driven active (high) for 1 clock to indicate that an instruction in the u-pipeline has completed execution. This pin is always driven by the Pentium processor (510\60, 567\66).
IV	0	The <i>v-pipe instruction complete</i> output is driven active (high) for one clock to indicate that an instruction in the v-pipeline has completed execution. This pin is always driven by the Pentium processor (510\60, 567\66).
KEN#	I	The cache enable pin is used to determine whether the current cycle is cacheable or not and is consequently used to determine cycle length. When the Pentium processor (510\60, 567\66) generates a cycle that can be cached (CACHE# asserted) and KEN# is active, the cycle will be transformed into a burst line fill cycle.



Table 2-2. Quick Pin Reference (Continued)

Symbol	Type*	Name and Function
LOCK#	0	The bus lock pin indicates that the current bus cycle is locked. The Pentium processor (510\60, 567\66) will not allow a bus hold when LOCK# is asserted (but AHOLD and BOFF# are allowed). LOCK# goes active in the first clock of the first locked bus cycle and goes inactive after the BRDY# is returned for the last locked bus cycle. LOCK# is guaranteed to be deasserted for at least one clock between back to back locked cycles.
M/IO#	0	The <i>Memory/Input-Output</i> is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. M/IO# distinguishes between memory and I/O cycles.
NA#		An active next address input indicates that the external memory system is ready to accept a new bus cycle although all data transfers for the current cycle have not yet completed. The Pentium processor (510\60, 567\66) will drive out a pending cycle two clocks after NA # is asserted. The Pentium processor (510\60, 567\66) supports up to 2 outstanding bus cycles.
NMI	I	The non-maskable interrupt request signal indicates that an external non-maskable interrupt has been generated.
PCD	0	The page cache disable pin reflects the state of the PCD bit in CR3, the Page Directory Entry, or the Page Table Entry. The purpose of PCD is to provide an external cacheability indication on a page by page basis.
PCHK#	0	The parity check output indicates the result of a parity check on a data read. It is driven with parity status two clocks after BRDY# is returned. PCHK# remains low one clock for each clock in which a parity error was detected. Parity is checked only for the bytes on which valid data is returned.
PEN#	1	The parity enable input (along with CR4.MCE) determines whether a machine check exception will be taken as a result of a data parity error on a read cycle. If this pin is sampled active in the clock a data parity error is detected, the Pentium processor (510\60, 567\66) will latch the address and control signals of the cycle with the parity error in the machine check registers. If in addition the machine check enable bit in CR4 is set to "1", the Pentium processor (510\60, 567\66) will vector to the machine check exception before the beginning of the next instruction.
PM/BP[1:0]B	0	These pins function as part of the Performance Monitoring feature.
P[3:2]		The breakpoint pins BP[1:0] are multiplexed with the Performance Monitoring pins PM[1:0]. The PB1 and PB0 bits in the Debug Mode Control Register determine if the pins are configured as breakpoint or performance monitoring pins. The pins come out of reset configured for performance monitoring.
PRDY	0	The PRDY output pin indicates that the processor has stopped normal execution in response to the R/S# pin going active, or Probe Mode being entered.
PWT	0	The page write through pin reflects the state of the PWT bit in CR3, the Page Directory Entry, or the Page Table Entry. The PWT pin is used to provide an external writeback indication on a page by page basis.
R/S#	l	The R/S# input is an asynchronous, edge sensitive interrupt used to stop the normal execution of the processor and place it into an idle state. A high to low transition on the R/S# pin will interrupt the processor and cause it to stop execution at the next instruction boundary.



Table 2-2. Quick Pin Reference (Continued)

Symbol	Type*	Name and Function
RESET	1	Reset forces the Pentium processor (510\60, 567\66) to begin execution at a known state. All the Pentium processor (510\60, 567\66) internal caches will be invalidated upon the RESET. Modified lines in the data cache are not written back.
		FLUSH#, FRCMC# and INIT are sampled when RESET transitions from high to low to determine if tristate test mode or checker mode will be entered, or if BIST will be run.
SCYC	0	The <i>split cycle</i> output is asserted during misaligned LOCKed transfers to indicate that more than two cycles will be locked together. This signal is defined for locked cycles only. It is undefined for cycles which are not locked.
SMI#		The system Management Interrupt causes a system management interrupt request to be latched internally. When the latched SMI# is recognized on an instruction boundary, the processor enters System Management Mode.
SMIACT#	0	An active system management interrupt active output indicates that the processor is operating in System Management Mode (SMM).
TCK	:	The testability clock input provides the clocking function for the Pentium processor (510\60, 567\66) boundary scan in accordance with the IEEE Boundary Scan interface (Standard 1149.1). It is used to clock state information and data into and out of the Pentium processor (510\60, 567\66) during boundary scan.
TDI		The test data input is a serial input for the test logic. TAP instructions and data are shifted into the Pentium processor (510\60, 567\66) on the TDI pin on the rising edge of TCK when the TAP controller is in an appropriate state.
TDO	. С	The test data output is a serial output of the test logic. TAP instructions and data are shifted out of the Pentium processor (510\60, 567\66) on the TDO pin on the falling edge of TCK when the TAP controller is in an appropriate state.
TMS	1	The value of the <i>test mode select</i> input signal sampled at the rising edge of TCK controls the sequence of TAP controller state changes.
TRST#	1	When asserted, the <i>test reset</i> input allows the TAP controller to be asynchronously initialized.
W/R#	0	Write/Read is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. W/R# distinguishes between write and read cycles.
WB/WT#	I	The writeback/writethrough input allows a data cache line to be defined as write back or write through on a line by line basis. As a result, it determines whether a cache line is initially in the S or E state in the data cache.

## NOTE:

<sup>\*</sup>The pins are classified as Input or Output based on their function in Master Mode. See the Functional Redundancy Checking section in the "Error Detection" chapter of the *Pentium® Processor Family Developer's Manual*, Volume 1, for further information.



## 2.4 Pin Reference Tables

Table 2-3. Output Pins

Name	Active Level	When Floated
ADS#	LOW	Bus Hold, BOFF#
APCHK#	LOW	
BE7#-BE0#	LOW	Bus Hold, BOFF#
BREQ	HIGH	
BT3-BT0	n/a	
CACHE#	LOW	Bus Hold, BOFF#
FERR#	LOW	
HIT#	LOW	
HITM#	LOW	
HLDA	HIGH	
IBT	HIGH	
IERR#	LOW	
IU	HIGH	
IV	HIGH	
LOCK#	LOW	Bus Hold, BOFF#
M/IO#, D/C#, W/R#	n/a	Bus Hold, BOFF#
PCHK#	LOW	
BP3-2, PM1/BP1, PM0/BP0	HIGH	
PRDY	HIGH	
PWT, PCD	HIGH	Bus Hold, BOFF#
SCYC	HIGH	Bus Hold, BOFF#
SMIACT#	LOW	
TDO	n/a	All states except Shift-DR and Shift-IR

#### NOTE:

All output and input/output pins are floated during tristate test mode and checker mode (except IERR#).

Table 2-4. Input Pins

Name	Active	Synchronous/	internal	Qualified
Haine	Level	Asynchronous	resistor	Qualified
A20M#	LOW	Asynchronous		
AHOLD	HIGH	Synchronous		
BOFF#	LOW	Synchronous		
BRDY#	LOW	Synchronous		Bus State T2, T12, T2P
BUSCHK#	LOW	Synchronous	Pullup	BRDY#
CLK	n/a			
EADS#	LOW	Synchronous		
EWBE#	LOW	Synchronous		BRDY#
FLUSH#	LOW	Asynchronous		
FRCMC#	LOW	Asynchronous		
HOLD	HIGH	Synchronous		
IGNNE#	LOW	Asynchronous		
INIT	HIGH	Asynchronous		
INTR	HIGH	Asynchronous		
INV	HIGH	Synchronous		EADS#
KEN#	LOW	Synchronous		First BRDY#/ NA#
NA#	LOW	Synchronous		Bus State T2, TD, T2P
NMI	HIGH	Asynchronous		
PEN#	LOW	Synchronous		BRDY#
R/S#	n/a	Asynchronous	Pullup	
RESET	HIGH	Asynchronous		
SMI#	LOW	Asynchronous	Pullup	
TCK	n/a		Pullup	
TDI	n/a	Synchronous/TCK	Pullup	тск
тмѕ	n/a	Synchronous/TCK	Pullup	тск
TRST#	LOW	Asynchronous	Pullup	
WB/WT#	n/a	Synchronous		First BRDY#/ NA#

**■ 4826175 0158609 491 ■** 

## **PENTIUM® PROCESSOR (510\60, 567\66)**



Table 2-5. Input/Output Pins

Name	Active Level	When Floated	Qualified (when an input)
A31-A3	n/a	Address hold, Bus Hold, BOFF#	EADS#
AP	n/a	Address hold, Bus Hold, BOFF#	EADS#
D63-D0	n/a	Bus Hold, BOFF#	BRDY#
DP7-DP0	n/a	Bus Hold, BOFF#	BRDY#

#### NOTE:

All output and input/output pins are floated during tristate test mode (except TDO) and checker mode (except IERR # and TDO).



## 2.5 Pin Grouping According to Function

Table 2-6 organizes the pins with respect to their function.

Table 2-6. Pin Functional Grouping

FunctionPinsClockCLKInitializationRESET, INITAddress BusA31-A3, BE7#-BE0#Address MaskA20M#Data BusD63-D0Address ParityAP, APCHK#Data ParityDP7-DP0, PCHK#, PEN#Internal Parity ErrorIERR#System ErrorBUSCHK#Bus Cycle DefinitionM/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#Bus ControlADS#, BRDY#, NA#Page CacheabilityPCD, PWTCache ControlKEN#, WB/WT#Cache Snooping/ ConsistencyAHOLD, EADS#, HIT#, HIT#, HIT#, HINVCache FlushFLUSH#Write OrderingEWBE#Bus ArbitrationBOFF#, BREQ, HOLD, HLDAInterruptsINTR, NMIFloating Point Error ReportingFERR#, IGNNE#System Management ModeFERR#, IGNNE#Functional Redundancy CheckingFRCMC# (IERR#)TAP PortTCK, TMS, TDI, TDO, TRST#Breakpoint/ Performance MonitoringBT3-BT0, IU, IV, IBTProbe ModeR/S#, PRDY	Table 2-6. Pin Functional Grouping							
Initialization RESET, INIT  Address Bus A31-A3, BE7#-BE0#  Address Mask D63-D0  Address Parity AP, APCHK#  Data Parity DP7-DP0, PCHK#, PEN#  Internal Parity Error BUSCHK#  Bus Cycle Definition M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#  Bus Control ADS#, BRDY#, NA#  Page Cacheability PCD, PWT  Cache Control KEN#, WB/WT#  Cache Snooping/ Consistency AHOLD, EADS#, HIT#, HITM#, INV  Cache Flush FLUSH#  Write Ordering EWBE#  Bus Arbitration BOFF#, BREQ, HOLD, HLDA  Interrupts INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring BT3-BT0, IU, IV, IBT	Function	Pins						
Address Bus Address Mask A20M# Data Bus D63-D0 Address Parity DP7-DP0, PCHK#, PEN# Internal Parity Error Bus Cycle Definition ADS#, BRDY#, NA# Page Cacheability Cache Snooping/Consistency Cache Flush Write Ordering Bus Arbitration Bus Arbitration Floating Point Error Reporting System Management Mode Functional Redundancy Checking TAP Port  A20M# APCHK# A20MA APCHK# A20MA APCHK# A20MA APCHK# A20MA APCHK# A20MA AACHE#, SCYC, LOCK# ADS#, BRDY#, NA# A40LD, EADS#, HIT#, HITM#, INV Cache Flush FLUSH# Write Ordering EWBE# Bus Arbitration BOFF#, BREQ, HOLD, HLDA Interrupts INTR, NMI Floating Point Error Reporting System Management Mode Functional Redundancy Checking TAP Port TCK, TMS, TDI, TDO, TRST# Breakpoint/ Performance Monitoring Execution Tracing BT3-BT0, IU, IV, IBT	Clock	CLK						
Address Mask Data Bus D63-D0 Address Parity AP, APCHK# Data Parity DP7-DP0, PCHK#, PEN# Internal Parity Error Bus Cycle Definition M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Bus Control ADS#, BRDY#, NA# Page Cacheability PCD, PWT Cache Control KEN#, WB/WT# Cache Snooping/Consistency HITM#, INV Cache Flush Write Ordering Bus Arbitration BOFF#, BREQ, HOLD, HLDA Interrupts INTR, NMI Floating Point Error Reporting System Management Mode Functional Redundancy Checking TAP Port TCK, TMS, TDI, TDO, TRST# Breakpoint/Performance Monitoring EXECUTION INTERNITY INT	Initialization	RESET, INIT						
Data Bus  Address Parity  AP, APCHK#  Data Parity  DP7-DP0, PCHK#, PEN#  Internal Parity Error  System Error  Bus Cycle Definition  M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#  Bus Control  ADS#, BRDY#, NA#  Page Cacheability  PCD, PWT  Cache Control  KEN#, WB/WT#  Cache Snooping/ Consistency  Cache Flush  Write Ordering  Bus Arbitration  BOFF#, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring  EXECUTION IN, IV, IBT	Address Bus	A31-A3, BE7#-BE0#						
Address Parity  Data Parity  DP7-DP0, PCHK#, PEN#  Internal Parity Error  BUSCHK#  Bus Cycle Definition  M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#  Bus Control  ADS#, BRDY#, NA#  Page Cacheability  Cache Control  KEN#, WB/WT#  Cache Snooping/ Consistency  HITM#, INV  Cache Flush  Write Ordering  Bus Arbitration  BOFF#, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring  EXECUTION INTR, IU, IV, IBT	Address Mask	A20M#						
Data Parity  DP7-DP0, PCHK#, PEN#  Internal Parity Error  System Error  Bus Cycle Definition  M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#  Bus Control  ADS#, BRDY#, NA#  Page Cacheability  PCD, PWT  Cache Control  KEN#, WB/WT#  AHOLD, EADS#, HIT#, HITM#, INV  Cache Flush  Write Ordering  Bus Arbitration  BOFF#, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System  Management Mode  Functional Redundancy Checking  TAP Port  Breakpoint/ Performance Monitoring  EXECUTION BUSCHK#  BUSCHK#  M/IO#, D/C#, W/R#, CACHE#, NA#  AHOLD, EADS#, HIT#,	Data Bus	D63-D0						
Internal Parity Error  System Error  Bus Cycle Definition  M/IO #, D/C #, W/R #, CACHE #, SCYC, LOCK #  Bus Control  ADS #, BRDY #, NA #  Page Cacheability  PCD, PWT  Cache Control  KEN #, WB/WT #  AHOLD, EADS #, HIT #, HITM #, INV  Cache Flush  FLUSH #  Write Ordering  Bus Arbitration  BOFF #, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System  Management Mode  Functional Redundancy Checking  TAP Port  TCK, TMS, TDI, TDO, TRST #  Breakpoint/ Performance Monitoring  EXECUTION INTR, IU, IV, IBT	Address Parity	AP, APCHK#						
System Error  Bus Cycle Definition  M/IO #, D/C #, W/R #, CACHE #, SCYC, LOCK #  Bus Control  ADS #, BRDY #, NA #  Page Cacheability  PCD, PWT  Cache Control  KEN #, WB/WT #  AHOLD, EADS #, HIT #, HITM #, INV  Cache Flush  FLUSH #  Write Ordering  Bus Arbitration  BOFF #, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  TCK, TMS, TDI, TDO, TRST #  Breakpoint/ Performance Monitoring  EXECUTION INTR, IU, IV, IBT	Data Parity							
Bus Cycle Definition  M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#  Bus Control  ADS#, BRDY#, NA#  Page Cacheability  PCD, PWT  Cache Control  KEN#, WB/WT#  Cache Snooping/ Consistency  HITM#, INV  Cache Flush  Write Ordering  Bus Arbitration  BOFF#, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  Breakpoint/ Performance Monitoring  EXECUTION Tracing  M/IO#, D/C#, W/R#, CACHE#, W/R#, END CACHE FUNTH FER #, BRDY#, NA#  FER #, INT #, FER #, INT #, FER #, IGNNE# FER #, IGNNE# FRCMC# (IERR#)  PROMOBPO, PM1/BP1, BP3-2  BT3-BT0, IU, IV, IBT	Internal Parity Error	IERR#						
Bus Control  ADS#, BRDY#, NA#  Page Cacheability PCD, PWT  Cache Control  KEN#, WB/WT#  Cache Snooping/ Consistency HITM#, INV  Cache Flush Write Ordering Bus Arbitration  Interrupts Floating Point Error Reporting System Management Mode  Functional Redundancy Checking TAP Port  EACH Flush  CACHE#, SCYC, LOCK#  RENDY#, NA#  PCD, PWT  AHOLD, EADS#, HIT#, HITM#, INV  FLUSH#  WHITM#, INV  FLUSH#  WHITM#, INV  FLUSH#  FERR#, BREQ, HOLD, HLDA  INTR, NMI  FERR#, IGNNE#  FERR#, IGNNE#  FRCMC# (IERR#)  TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring  Execution Tracing  BT3-BT0, IU, IV, IBT	System Error	BUSCHK#						
Page Cacheability Cache Control KEN#, WB/WT# Cache Snooping/ Consistency AHOLD, EADS#, HIT#, HITM#, INV Cache Flush FLUSH# Write Ordering BUS Arbitration Interrupts INTR, NMI Floating Point Error Reporting System Management Mode Functional Redundancy Checking TAP Port  Breakpoint/ Performance Monitoring EXEM KEN#, WB/WT# AHOLD, EADS#, HIT#, HITM#, INV FLUSH# BUSH#	Bus Cycle Definition	CACHE#, SCYC,						
Cache Control  Cache Snooping/ Consistency  AHOLD, EADS#, HIT#, HITM#, INV  Cache Flush  FLUSH#  Write Ordering  BUBE#  Bus Arbitration  BOFF#, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  Breakpoint/ Performance Monitoring  Execution Tracing  RHOLD, HUBH#  FLUSH#  FRER #, BREQ, HOLD, HLDA  FERR#, IGNNE#  FERR#, IGNNE#  FREMC# (IERR#)  PROMOBPO, PM1/BP1, BP3-2  BT3-BT0, IU, IV, IBT	Bus Control	ADS#, BRDY#, NA#						
Cache Snooping/ Consistency  Cache Flush  FLUSH#  Write Ordering  Bus Arbitration  Interrupts  FERR#, IGNNE#  Ferror Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  Breakpoint/ Performance Monitoring  Execution Tracing  FLUSH#  BUSH#  BUSH	Page Cacheability	PCD, PWT						
Consistency HITM#, INV  Cache Flush FLUSH#  Write Ordering EWBE#  Bus Arbitration BOFF#, BREQ, HOLD, HLDA  Interrupts INTR, NMI  Floating Point Error Reporting System Management Mode  Functional Redundancy Checking TAP Port TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring BT3-BT0, IU, IV, IBT	Cache Control	KEN#, WB/WT#						
Write Ordering EWBE#  Bus Arbitration BOFF #, BREQ, HOLD, HLDA  Interrupts INTR, NMI  Floating Point Error Reporting System Management Mode  Functional Redundancy Checking TAP Port TCK, TMS, TDI, TDO, TRST #  Breakpoint/ Performance Monitoring BT3-BT0, IU, IV, IBT								
Bus Arbitration  BOFF#, BREQ, HOLD, HLDA  Interrupts  INTR, NMI  Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  Breakpoint/ Performance Monitoring  Execution Tracing  BOFF#, BREQ, HOLD, HOLD, HIDD, HIDD FERR#, IGNNE#  FERR#, IGNNE#  FERR#, IGNNE#  FRCMC# (IERR#)  TCK, TMS, TDI, TDO, TRST#  PM0/BP0, PM1/BP1, BP3-2	Cache Flush	FLUSH#						
Interrupts INTR, NMI  Floating Point Error Reporting FERR#, IGNNE#  System SMI#, SMIACT#  Management Mode Functional Redundancy Checking TAP Port TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring BT3-BT0, IU, IV, IBT	Write Ordering	EWBE#						
Floating Point Error Reporting  System Management Mode  Functional Redundancy Checking  TAP Port  Breakpoint/ Performance Monitoring  Execution Tracing  FERR#, IGNNE#  FRCMC# (IERR#)  TRAP (IERR#)  FRCMC# (	Bus Arbitration							
Reporting  System	Interrupts	INTR, NMI						
Management Mode  Functional Redundancy Checking  TAP Port  TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring  Execution Tracing  FRCMC# (IERR#)  FRCMC# (IERR#)  PROMOBEL P		FERR#, IGNNE#						
Redundancy Checking  TAP Port  TCK, TMS, TDI, TDO, TRST#  Breakpoint/ Performance Monitoring  Execution Tracing  PM0/BP0, PM1/BP1, BP3-2  BT3-BT0, IU, IV, IBT	•	SMI#, SMIACT#						
Breakpoint/ Performance Monitoring  Execution Tracing  TRST#  PM0/BP0, PM1/BP1, BP3-2  BT3-BT0, IU, IV, IBT	Redundancy	FRCMC# (IERR#)						
Performance Monitoring BP3-2  Execution Tracing BT3-BT0, IU, IV, IBT	TAP Port							
-	Performance							
Probe Mode R/S#, PRDY	Execution Tracing	BT3-BT0, IU, IV, IBT						
	Probe Mode	R/S#, PRDY						

## 2.6 Output Pin Grouping According to when Driven

This section groups the output pins according to when they are driven.

#### Group 1

The following output pins are driven active at the beginning of a bus cycle with ADS#. A31-A3 and AP are guaranteed to remain valid until AHOLD is asserted or until the earlier of the clock after NA# or the last BRDY#. The remaining pins are guaranteed to remain valid until the earlier of the clock after NA# or the last BRDY#:

A31-A3, AP, BE7#-0#, CACHE#, M/IO#, W/R#, D/C#, SCYC, PWT, PCD.

#### Group 2

As outputs, the following pins are driven in T2, T12, and T2P. As inputs, these pins are sampled with BRDY#:

D63-0, DP7-0.

#### Group 3

These are the status output pins. They are always driven:

BREQ, HIT#, HITM#, IU, IV, IBT, BT3-BT0, PM0/BP0, PM1/BP1, BP3, BP2, PRDY, SMIACT#.

#### Group 4

These are the glitch free status output pins.

APCHK#, FERR#, HLDA, IERR#, LOCK#, PCHK#.

## 3.0 ELECTRICAL SPECIFICATIONS

## 3.1 Power and Ground

For clean on-chip power distribution, the Pentium processor (510\60, 567\66) has 50 V<sub>CC</sub> (power) and 49 V<sub>SS</sub> (ground) inputs. Power and ground connections must be made to all external V<sub>CC</sub> and V<sub>SS</sub> pins of the Pentium processor (510\60, 567\66). On the circuit board, all V<sub>CC</sub> pins must be connected to a V<sub>CC</sub> plane. All V<sub>SS</sub> pins must be connected to a V<sub>SS</sub> plane.

4826175 O158611 O4T 📟



## 3.2 Decoupling Recommendations

Liberal decoupling capacitance should be placed near the Pentium processor (510\60, 567\66). The Pentium processor (510\60, 567\66) driving its large address and data buses at high frequencies can cause transient power surges, particularly when driving large capacitive loads.

Low inductance capacitors (i.e. surface mount capacitors) and interconnects are recommended for best high frequency electrical performance. Inductance can be reduced by connecting capacitors directly to the V<sub>CC</sub> and V<sub>SS</sub> planes, with minimal trace length between the component pads and vias to the plane. Capacitors specifically for PGA packages are also commercially available.

These capacitors should be evenly distributed among each component. Capacitor values should be chosen to ensure they eliminate both low and high frequency noise components.

## 3.3 Connection Specifications

All NC pins must remain unconnected.

For reliable operation, always connect unused inputs to an appropriate signal level. Unused active low inputs should be connected to V<sub>CC</sub>. Unused active high inputs should be connected to ground.

## 3.4 Maximum Ratings

Table 3-1 is a stress rating only. Functional operation at the maximums is not guaranteed. Functional operating conditions are given in the A.C. and D.C. specification tables.

Extended exposure to the maximum ratings may affect device reliability. Furthermore, although the Pentium processor (510\60, 567\66) contains protective circuitry to resist damage from static electric discharge, always take precautions to avoid high static voltages or electric fields.

Table 3-1. Absolute Maximum Ratings

Case temperature under bias	-65°C to +110°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to ground	$-0.5  V_{CC}  \text{to}  V_{CC} + 0.5  (V)$
Supply voltage with respect to VSS	-0.5V to +6.5V



## 3.5 D.C. Specifications

Table 3-2 lists the D.C. specifications associated with the Pentium processor (510\60, 567\66).

Table 3-2. Pentium® Processor (510\60, 567\66) D.C. Specifications

V<sub>CC</sub> = See Notes 10, 11; T<sub>case</sub> = See Notes 12, 13

Symbol	Parameter	Min	Max	Unit	Notes
V <sub>IL</sub>	Input Low Voltage	-0.3	+ 0.8	V	TTL Level
V <sub>1H</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	V	TTL Level
VOL	Output Low Voltage		0.45	V	TTL Level, (1)
V <sub>OH</sub>	Output High Voltage	2.4		٧	TTL Level, (2)
lcc	Power Supply Current		3200 2910	mA mA	66 MHz, (7), (8) 60 MHz, (7), (9)
ILI	Input Leakage Current		± 15	uA	$0 \leq V_{\text{IN}} \leq V_{\text{CC}}, (4)$
lLO	Output Leakage Current		±15	uA	0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> Tristate, (4)
I <sub>IL</sub>	Input Leakage Current		-400	uA	$V_{IN} = 0.45V, (5)$
I <sub>IH</sub>	Input Leakage Current		200	uA	$V_{IN} = 2.4V, (6)$
C <sub>IN</sub>	Input Capacitance		15	pF	
Co	Output Capacitance		20	pF	
C <sub>I/O</sub>	I/O Capacitance		25	pF	
C <sub>CLK</sub>	CLK Input Capacitance		8	pF	
C <sub>TIN</sub>	Test Input Capacitance		15	pF	
C <sub>TOUT</sub>	Test Output Capacitance		20	pF	
C <sub>TCK</sub>	Test Clock Capacitance		8	pF	

- 1. Parameter measured at 4 mA load.
- 2. Parameter measured at 1 mA load.
- 4. This parameter is for input without pullup or pulldown.
- 5. This parameter is for input with pullup.
- 6. This parameter is for input with pulldown.
- 7. Worst case average ICC for a mix of test patterns.
- 8. (16W max.) Typical Pentium processor (510\60, 567\66) supply current is 2600 mA (13W) at 66 MHz.
- 9. (14.6W max.) Typical Pentium processor (510\60, 567\66) supply current is 2370 mA (11.9W) at 60 MHz.
- 10.  $V_{CC} = 5V \pm 5\%$  at 60 MHz.
- 11. V<sub>CC</sub> = 4.9V to 5.40V at 66 MHz.
- 12.  $T_{case} = 0^{\circ}C \text{ to } + 80^{\circ}C \text{ at } 60 \text{ MHz.}$ 13.  $T_{case} = 0^{\circ}C \text{ to } + 70^{\circ}C \text{ at } 66 \text{ MHz.}$

## 3.6 A.C. Specifications

The 66 MHz and 60 MHz A.C. specifications given in Tables 3-3 and 3-4 consist of output delays, input setup requirements and input hold requirements. All A.C. specifications (with the exception of those for the TAP signals) are relative to the rising edge of the CLK input.

All timings are referenced to 1.5 volts for both "0" and "1" logic levels unless otherwise specified. Within the sampling window, a synchronous input must be stable for correct Pentium processor (510\60, 567\66) operation.

Care should be taken to read all notes associated with a particular timing parameter. In addition, the following list of notes apply to the timing specification tables in general and are not associated with any one timing. They are 2, 5, 6, and 14.

4826175 Ol58613 912 **■** 



Table 3-3. 66 MHz Pentium® Processor (510\60, 567\66) A.C. Specifications

 $V_{CC} = 4.9V$  to 5.40V;  $T_{case} = 0$ °C to +70°C;  $C_L = 0$  pF

Symbol	Parameter	Min	Max	Unit	Figure	Notes
	Frequency	33.33	66.66	MHz		1x CLK
t <sub>1</sub>	CLK Period	15		ns	3.1	
t <sub>1a</sub>	CLK Period Stability		± 250	ps		(18), (19), (20), (21)
t <sub>2</sub>	CLK High Time	4		ns	3.1	@2V, (1)
t <sub>3</sub>	CLK Low Time	4		ns	3.1	@0.8V, (1)
t <sub>4</sub>	CLK Fall Time	0.15	1.5	ns	3.1	(2.0V-0.8V), (1)
t <sub>5</sub>	CLK Rise Time	0.15	1.5	ns	3.1	(0.8V-2.0V), (1)
t <sub>6</sub>	ADS#, A3-A31, BT0-3, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Valid Delay	1.5	8.0	ns	3.2	
t <sub>6a</sub>	AP Valid Delay	1.5	9.5	ns	3.2	
t <sub>7</sub>	ADS#, AP, A3-A31, BT0-3, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Fioat Delay		10	ns	3.3	(1)
t <sub>8</sub>	PCHK#, APCHK#, IERR#, FERR# Valid Delay	1.5	8.3	ns	3.2	(4)
tg	BREQ, HLDA, SMIACT# Valid Delay	1.5	8.0	ns	3.2	(4)
t <sub>10</sub>	HIT#, HITM# Valid Delay	1.5	8.0	ns	3.2	
t <sub>11</sub>	PM0-1, BP0-3, IU, IV, IBT Valid Delay	1.5	10	ns	3.2	
t <sub>11a</sub>	PRDY Valid Delay	1.5	8.0	ns	3.2	
t <sub>12</sub>	D0-D63, DP0-7 Write Data Valid Delay	1.5	9	ns	3.2	
t <sub>13</sub>	D0-63, DP0-7 Write Data Float Delay		10	ns	3.3	(1)
t <sub>14</sub>	A5-A31 Setup Time	6.5		ns	3.4	
t <sub>15</sub>	A5-A31 Hold Time	1.5		ns	3.4	
t <sub>16</sub>	EADS#, INV, AP Setup Time	5		ns	3.4	
t <sub>17</sub>	EADS#, INV, AP Hold Time	1.5		ns	3.4	
t <sub>18</sub>	KEN#, WB/WT# Setup Time	5		ns	3.4	
t <sub>18a</sub>	NA# Setup Time	4.5		ns	3.4	
t <sub>19</sub>	KEN#, WB/WT#, NA# Hold Time	1.5		ns	3.4	
t <sub>20</sub>	BRDY # Setup Time	5		ns	3.4	
t <sub>21</sub>	BRDY# Hold Time	1.5		ns	3.4	
t <sub>22</sub>	AHOLD. BOFF# Setup Time	5.5		ns	3.4	
t <sub>23</sub>	AHOLD, BOFF # Hold Time	1.5		ns	3.4	



Table 3-3. 66 MHz Pentium® Processor (510\60, 567\66) A.C. Specifications

 $V_{CC} = 4.9V$  to 5.40V;  $T_{case} = 0$ °C to +70°C;  $C_L = 0$  pF (Continued)

Symbol	Parameter	Min	Max	Unit	Figure	Notes
t <sub>24</sub>	BUSCHK#, EWBE#, HOLD, PEN# Setup Time	5		ns	3.4	
t <sub>25</sub>	BUSCHK#, EWBE#, HOLD, PEN# Hold Time	1.5		ns	3.4	
t <sub>26</sub>	A20M#, INTR, Setup Time	5		ns	3.4	(12), (16)
t <sub>27</sub>	A20M#, INTR, Hold Time	1.5		ns	3.4	(13)
t <sub>28</sub>	INIT, FLUSH#, NMI, SMI#, IGNNE# Setup Time	5	-	ns	3.4	(16), (17)
t <sub>29</sub>	INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time	1.5		ns	3.4	
t <sub>30</sub>	INIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async	2		CLKs		(15), (17)
t <sub>31</sub>	R/S# Setup Time	5		ns	3.4	(12), (16), (17)
t <sub>32</sub>	R/S# Hold Time	1.5		ns	3.4	(13)
t <sub>33</sub>	R/S# Pulse Width, Async.	2		CLKs		(15), (17)
t <sub>34</sub>	D0-D63 Read Data Setup Time	3.8		ns	3.4	
t <sub>34a</sub>	DP0-7 Read Data Setup Time	3.8		ns	3.4	
t <sub>35</sub>	D0-D63, DP0-7 Read Data Hold Time	2		ns	3.4	
t <sub>36</sub>	RESET Setup Time	5		ns	3.5	(11), (12), (16)
t <sub>37</sub>	RESET Hold Time	1.5		ns	3.5	(11), (13)
t <sub>38</sub>	RESET Pulse Width, V <sub>CC</sub> & CLK Stable	15		CLKs	3.5	(11)
t <sub>39</sub>	RESET Active After V <sub>CC</sub> & CLK Stable	1		ms	3.5	power up, (11)
t <sub>40</sub>	Pentium® processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Setup Time	5		ns	3.5	(12), (16), (17)
t <sub>41</sub>	Pentium processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Hold Time	1.5		ns	3.5	(13)
t <sub>42</sub>	Pentium processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Setup Time, Async.	2		CLKs	3.5	(16)
t <sub>43</sub>	Pentium processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Hold Time, Async.	2		CLKs	3.5	
t <sub>44</sub>	TCK Frequency		16	MHz		
t <sub>45</sub>	TCK Period	62.5		ns	3.1	



## Table 3-3. 66 MHz Pentium® Processor (510\60, 567\66) A.C. Specifications

 $V_{CC} = 4.9V$  to 5.40V;  $T_{case} = 0$ °C to +70°C;  $C_L = 0$  pF (Continued)

Symbol	Parameter	Min	Max	Unit	Figure	Notes
t <sub>46</sub>	TCK High Time	25		ns	3.1	@2V, (1)
t <sub>47</sub>	TCK Low Time	25		ns	3.1	@0.8V, (1)
t <sub>48</sub>	TCK Fall Time		5	ns	3.1	(2.0V-0.8V), (1), (8), (9)
t <sub>49</sub>	TCK Rise Time		5	ns	3.1	(0.8V-2.0V), (1), (8), (9)
t <sub>50</sub>	TRST# Pulse Width	40		ns	3.7	Asynchronous, (1)
t <sub>51</sub>	TDI, TMS Setup Time	5		ns	3.6	(7)
t <sub>52</sub>	TDI, TMS Hold Time	13		ns	3.6	(7)
t <sub>53</sub>	TDO Valid Delay	3	20	ns	3.6	(8)
t <sub>54</sub>	TDO Float Delay		25	ns	3.6	(1), (8)
t <sub>55</sub>	All Non-Test Outputs Valid Delay	3	20	ns	3.6	(3), (8), (10)
t <sub>56</sub>	All Non-Test Outputs Float Delay		25	ns	3.6	(1), (3), (8), (10)
t <sub>57</sub>	All Non-Test Inputs Setup Time	5		ns	3.6	(3), (7), (10)
t <sub>58</sub>	All Non-Test Inputs Hold Time	13		ns	3.6	(3), (7), (10)

#### NOTES:

- 1. Not 100% tested. Guaranteed by design/characterization.
- 2. TTL input test waveforms are assumed to be 0 to 3 Volt transitions with 1Volt/ns rise and fall times.
- 3. Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST#, TDI, TDO, and TMS). These timings correspond to the response of these signals due to boundary scan operations.
- 4. APCHK#, FERR\*, HLDA. IERR\*, LOCK\*, and PCHK\* are glitch free outputs. Glitch free signals monotonically transition without false transitions (i.e. glitches).
- 0.8 V/ns ≤ CLK input rise/fall time ≤ 8 V/ns.
- 6. 0.3 V/ns  $\leq$  Input rise/fall time  $\leq$  5 V/ns.
- 7. Referenced to TCK rising edge.
- 8. Referenced to TCK falling edge.
- 9. 1 ns can be added to the maximum TCK rise and fall times for every 10 MHz of frequency below 16 MHz.
- 10. During probe mode operation, use the normal specified timings. Do not use the boundary scan timings (t<sub>55-58</sub>).
- 11. FRCMC# should be tied to V<sub>CC</sub> (high) to ensure proper operation of the Pentium processor (510\60, 567\66) as a master Pentium processor (510\60, 567\66).
- 12. Setup time is required to guarantee recognition on a specific clock.
- 13. Hold time is required to guarantee recognition on a specific clock.
- 14. All TTL timings are referenced from 1.5 V.
- 15. To guarantee proper asynchronous recognition, the signal must have been deasserted (inactive) for a minimum of 2 clocks before being returned active and must meet the minimum pulse width.
- 16. This input may be driven asynchronously.
- 17. When driven asynchronously, NMI, FLUSH#, R/S#, INIT, and SMI# must be deasserted (inactive) for a minimum of 2 clocks before being returned active.
- 18. Functionality is guaranteed by design/characterization.
- 19. Measured on rising edge of adjacent CLKs at 1.5V.
- 20. To ensure a 1:1 relationship between the amplitude of the input jitter and the internal and external clocks, the jitter frequency spectrum should not have any power spectrum peaking between 500 KHz and  $\frac{1}{3}$  of the CLK operating frequency.
- 21. The amount of jitter present must be accounted for as a component of CLK skew between devices.



Table 3-4. 60 MHz Pentium® Processor (510\60, 567\66) A.C. Specifications

 $V_{CC} = 5V \pm 5\%$ ;  $T_{case} = 0$ °C to +80°C;  $C_L = 0$  pF

Symbol	Parameter	Min	Max	Unit	Figure	Notes
	Frequency	33.33	60	MHz		1x CLK
t <sub>1</sub>	CLK Period	16.67		ns	3.1	
t <sub>1a</sub>	CLK Period Stability		± 250	ps		(18), (19), (20), (21)
t <sub>2</sub>	CLK High Time	4		ns	3.1	@2V, (1)
t <sub>3</sub>	CLK Low Time	4		ns	3.1	@0.8V,(1)
t <sub>4</sub>	CLK Fall Time	0.15	1.5	ns	3.1	(2.0V-0.8V), (1)
t <sub>5</sub>	CLK Rise Time	0.15	1.5	ns	3.1	(0.8V-2.0V), (1)
t <sub>6</sub>	ADS#, A3-A31, BT0-3, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Valid Delay	1.5	9.0	ns	3.2	
t <sub>6a</sub>	AP Valid Delay	1.5	10.5	ns	3.2	
t <sub>7</sub>	ADS#, AP, A3-A31, BT0-3, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Float Delay		11	ns	3.3	(1)
t <sub>8</sub>	PCHK#, APCHK#, IERR#, FERR# Valid Delay	1.5	9.3	ns	3.2	(4)
tg	BREQ, HLDA, SMIACT# Valid Delay	1.5	9.0	ns	3.2	(4)
t <sub>10</sub>	HIT#, HITM# Valid Delay	1.5	9.0	ns	3.2	
t <sub>11</sub>	PM0-1, BP0-3, IU, IV, IBT Valid Delay	1.5	11	ns	3.2	1
t <sub>11a</sub>	PRDY Valid Delay	1.5	9.0	ns	3.2	
t <sub>12</sub>	D0-D63, DP0-7 Write Data Valid Delay	1.5	10	ns	3.2	
t <sub>13</sub>	D0-D63, DP0-7 Write Data Float Delay		11	ns	3.3	(1)
t <sub>14</sub>	A5-A31 Setup Time	7		ns	3.4	
t <sub>15</sub>	A5-A31 Hold Time	1.5		ns	3.4	
t <sub>16</sub>	EADS#, INV, AP Setup Time	5.5		ns	3.4	
t <sub>17</sub>	EADS#, INV, AP Hold Time	1.5		ns	3.4	
t <sub>18</sub>	KEN#, WB/WT# Setup Time	5.5	<u> </u>	ns	3.4	
t <sub>18a</sub>	NA# Setup Time	5.0		ns	3.4	
t <sub>19</sub>	KEN#, WB/WT#, NA# Hold Time	1.5		ns	3.4	
t <sub>20</sub>	BRDY# Setup Time	5.5		ns	3.4	
t <sub>21</sub>	BRDY# Hold Time	1.5		ns	3.4	
t <sub>22</sub>	AHOLD, BOFF# Setup Time	6		ns	3.4	
t <sub>23</sub>	AHOLD, BOFF# Hold Time	1.5		ns	3.4	
t <sub>24</sub>	BUSCHK#, EWBE#, HOLD, PEN# Setup Time	5.5		ns	3.4	
t <sub>25</sub>	BUSCHK#, EWBE#, HOLD, PEN# Hold Time	1.5		ns	3.4	

**4826175 0158617 568** 



## Table 3-4. 60 MHz Pentium® Processor (510\60, 567\66) A.C. Specifications

 $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0$ °C to +80°C;  $C_L = 0$  pF (Continued)

Symbol	Parameter	Min	Max	Unit	Figure	Notes
t <sub>26</sub>	A20M#, INTR, Setup Time	5.5		ns	3.4	(12), (16)
t <sub>27</sub>	A20M#, INTR, Hold Time	1.5		ns	3.4	(13)
t <sub>28</sub>	INIT, FLUSH#, NMI, SMI#, IGNNE# Setup Time	5.5		ns	3.4	(16), (17)
t <sub>29</sub>	INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time	1.5		ns	3.4	
t <sub>30</sub>	INIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async	2		CLKs		(15), (17)
t <sub>31</sub>	R/S# Setup Time	5.5		ns	3.4	(12), (16), (17)
t <sub>32</sub>	R/S# Hold Time	1.5		ns	3.4	(13)
t <sub>33</sub>	R/S# Pulse Width, Async.	2		CLKs		(15), (17)
t <sub>34</sub>	D0-D63 Read Data Setup Time	4.3		ns	3.4	
t <sub>34a</sub>	DP0-7 Read Data Setup Time	4.3		ns	3.4	
t <sub>35</sub>	D0-D63, DP0-7 Read Data Hold Time	2		ns	3.4	
t <sub>36</sub>	RESET Setup Time	5.5		ns	3.5	(11), (12), (16)
t <sub>37</sub>	RESET Hold Time	1.5		ns	3.5	(11), (13)
t <sub>38</sub>	RESET Pulse Width, V <sub>CC</sub> & CLK Stable	15		CLKs	3.5	(11)
t <sub>39</sub>	RESET Active after V <sub>CC</sub> & CLK Stable	1		ms	3.5	Power Up, (11)
t <sub>40</sub>	Pentium® Processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Setup Time	5.5		ns	3.5	(12), (16), (17)
t <sub>41</sub>	Pentium Processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Hold Time	1.5		ns	3.5	(13)
t <sub>42</sub>	Pentium Processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Setup Time, Async.	2		CLKs	3.5	(16)
t <sub>43</sub>	Pentium Processor (510\60, 567\66) Reset Configuration Signals (INIT, FLUSH#, FRCMC#) Hold Time, Async.	2		CLKs	3.5	
t <sub>44</sub>	TCK Frequency		16	MHz		
t <sub>45</sub>	TCK Period	62.5	-	ns	3.1	
t <sub>46</sub>	TCK High Time	25		ns	3.1	@2V, (1)
t <sub>47</sub>	TCK Low Time	25		ns	3.1	@0.8V, (1)
t <sub>48</sub>	TCK Fall Time		5	ns	3.1	(2.0V-0.8V), (1), (8), (9)
t <sub>49</sub>	TCK Rise Time		5	ns	3.1	(0.8V-2.0V), (1), (8), (9)

**■** 4826175 0158618 4T4 **■** 



## Table 3-4. 60 MHz Pentium® Processor (510\60, 567\66) A.C. Specifications

 $V_{CC} = 5V \pm 5\%$ ;  $T_{CASE} = 0$ °C to +80°C;  $C_L = 0$  pF (Continued)

Symbol	Parameter	Min	Max	Unit	Figure	Notes
t <sub>50</sub>	TRST# Pulse Width	40		ns	3.7	Async, (1)
t <sub>51</sub>	TDI, TMS Setup Time	5		ns	3.6	(7)
t <sub>52</sub>	TDI, TMS Hold Time	13		ns	3.6	(7)
t <sub>53</sub>	TDO Valid Delay	3	20	ns	3.6	(8)
t <sub>54</sub>	TDO Float Delay		25	ns	3.6	(1), (8)
t <sub>55</sub>	All Non-Test Outputs Valid Delay	3	20	ns	3.6	(3), (8), (10)
t <sub>56</sub>	All Non-Test Outputs Float Delay		25	ns	3.6	(1), (3), (8), (10)
t <sub>57</sub>	All Non-Test Inputs Setup Time	5		ns	3.6	(3), (7), (10)
t <sub>58</sub>	All Non-Test Inputs Hold Time	13		ns	3.6	(3), (7), (10)

#### NOTES:

- 1. Not 100% tested. Guaranteed by design/characterization.
- 2. TTL input test waveforms are assumed to be 0 to 3 Volt transitions with 1Volt/ns rise and fall times.
- 3. Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST\*, TDI, TDO, and TMS). These timings correspond to the response of these signals due to boundary scan operations.
- 4. APCHK#, FERR#, HLDA, IERR#, LOCK#, and PCHK# are glitch free outputs. Glitch free signals monotonically transition without false transitions (i.e. glitches).
- 0.8 V/ns ≤ CLK input rise/fall time ≤ 8 V/ns.
- 6. 0.3 V/ns ≤ Input rise/fall time ≤ 5 V/ns.
- 7. Referenced to TCK rising edge.
- 8. Referenced to TCK falling edge.
- 9. 1 ns can be added to the maximum TCK rise and fall times for every 10 MHz of frequency below 16 MHz.
- 10. During probe mode operation, use the normal specified timings. Do not use the boundary scan timings (t<sub>55-58</sub>).
- 11. FRCMC# should be tied to V<sub>CC</sub> (high) to ensure proper operation of the Pentium processor (510\60, 567\66) as a master Pentium processor (510\60, 567\66).
- 12. Setup time is required to guarantee recognition on a specific clock.
- 13. Hold time is required to guarantee recognition on a specific clock.
- 14. All TTL timings are referenced from 1.5 V.
- 15. To guarantee proper asynchronous recognition, the signal must have been deasserted (inactive) for a minimum of 2 clocks before being returned active and must meet the minimum pulse width.
- 16. This input may be driven asynchronously.
- 17. When driven asynchronously, NMI, FLUSH#, R/S#, INIT, and SMI# must be deasserted (inactive) for a minimum of 2 clocks before being returned active.
- 18. Functionality is guaranteed by design/characterization.
- 19. Measured on rising edge of adjacent CLKs at 1.5V.
- 20. To ensure a 1:1 relationship between the amplitude of the input jitter and the internal and external clocks, the jitter frequency spectrum should not have any power spectrum peaking between 500 KHz and ½ of the CLK operating frequency.
- 21. The amount of jitter present must be accounted for as a component of CLK skew between devices.

## PENTIUM® PROCESSOR (510\60, 567\66)



Each valid delay is specified for a 0 pF load. The system designer should use I/O buffer modeling to account for signal flight time delays.




Figure 3-1. Clock Waveform




Figure 3-2. Valid Delay Timings




Figure 3-3. Float Delay Timings






Figure 3-4. Setup and Hold Timings




Figure 3-5. Reset and Configuration Timings




Figure 3-6. Test Timings

■ 4826175 O158621 T99 **■** 

2-39






Figure 3-7. Test Reset Timings

## 4.0 MECHANICAL SPECIFICATIONS

The Pentium processor (510\60, 567\66) is packaged in a 273 pin ceramic pin grid array (PGA). The pins are arranged in a 21 by 21 matrix and the package dimensions are  $2.16''\times 2.16''$  (Table 4-1).

Figure 4-1 shows the package dimensions for the Pentium processor (510\60, 567\66). The mechanical specifications are provided in Table 4-2.

Table 4-1. Pentium® Processor (510\60, 567\66) Package Information Summary

	Package Type	Totai Pins	Pin Array	Package Size	Estimated Wattage
Pentium®	PGA	273	21 × 21	2.16" × 2.16"	16
Processor	•			5.49 cm × 5.49 cm	
(510\60, 567\66)			ļ		

#### NOTE:

See D.C. Specifications for more detailed power specifications.




Figure 4-1. Pentium® Processor (510\60, 567\66) Package Dimensions

**■** 4826175 0158622 925 **■** 

2-40






Figure 4-2. Pentium® Processor (510\60, 567\66) Package Dimensions

Table 4-2. Pentium® Processor (510\60, 567\66) Mechanical Specifications

		Family:	Ceramic Pin Grid Arı	ray Package	ı			
Oursels - I		Millimet	ers	Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
Α	3.91	3.91 4.70 Solid Lid		0.154	0.185	Solid Lid		
A1	0.38	0.43	Solid Lid	0.015	0.017	Solid Lid		
A2	2.62	4.30		0.103	0.117			
A4	0.97	1.22		0.038	0.048			
В	0.43	0.51		0.017	0.020			
D	54.66	55.07		2.152	2.168			
D1	50.67	50.93		1.995	2.005			
D2	37.85	38.35	Spreader Size	1.490	1.510	Spreader Size		
D3	40.335	40.945	Braze	1.588	1.612	Braze		
D4	8.382			0.330				
E1	2.29	2.79		0.090	0.110			
F	0.127		Flatness of spreader measured diagonally		0.005	Flatness of spreader measured diagonally		
L	2.54	3.30		0.120	0.130			
N	2	73	Total Pins	273		Total Pins		
S1	1.651	2.16		0.065	0.085			

**4**826175 0158623 861 **\*\*\*** 



#### 5.0 THERMAL SPECIFICATIONS

The Pentium processor (510\60, 567\66) is specified for proper operation when  $T_C$  (case temperature) is within the specified range. To verify that the proper  $T_C$  is maintained, it should be measured at the center of the top surface (opposite of the pins) of the device in question. To minimize the measurement errors, it is recommended to use the following approach:

 Use 36 gauge or finer diameter k, t, or j type thermocouples. The laboratory testing was done using a thermocouple made by Omega (part number: 5TC-TTK-36-36).

- Attach the thermocouple bead or junction to the center of the package top surface using high thermal conductivity cements. The laboratory testing was done by using Omega Bond (part number: OB-100).
- The thermocouple should be attached at a 90 degrees angle as shown in Figure 5-1. When a heat sink is attached, a hole (no larger than 0.15") should be drilled through the heat sink to allow probing the center of the package as shown in Figure 5-1.
- If the case temperature is measured with a heat sink attached to the package, drill a hole through the heat sink to route the thermocouple wire out.




Figure 5-1. Technique for Measuring Tcase

An ambient temperature  $T_A$  is not specified directly. The only restriction is that  $T_C$  is met. To determine the allowable  $T_A$  values, the following equations may be used:

$$T_J = TC + (P * \theta_{JC})$$
  
 $T_A = T_J - (P * \theta_{JA})$   
 $\theta_{CA} = \theta_{JA} - \theta_{JC}$ 

 $T_A = T_C - (P * \theta_{CA})$ 

where,  $T_J$ ,  $T_A$ , and  $T_C$  = Junction, Ambient and Case Temperature, respectively.

 $\theta_{\rm JC},~\theta_{\rm JA},~{\rm and}~\theta_{\rm CA}={\rm Junction\text{-}to\text{-}Case},$  Junction-to-Ambient, and Case-to-Ambient Thermal Resistance, respectively.

P = Maximum Power Consumption

Table 5-1 lists the  $\theta_{JC}$  and  $\theta_{CA}$  values for the Pentium processor (510\60, 567\66).

Table 5-1. Junction-to-Case and Case-to-Ambient Thermal Resistances for the Pentium® Processor (510\60, 567\66) (With and Without a Heat Sink)

	θις	$\theta_{\sf CA}$ vs Airflow (ft/min)							
		0	200	400	600	800	1000		
With 0.25" Heat Sink	0.6	8.3	5.4	3.5	2.6	2.1	1.8		
With 0.35" Heat Sink	0.6	7.4	4.5	3.0	2.2	1.8	1.6		
With 0.65" Heat Sink	0.6	5.9	3.0	1.9	1.5	1.2	1.1		
Without Heat Sink	1.2	10.5	7.9	5.5	3.8	2.8	2.4		

#### NOTES:

1. Heat Sink: 2.1 sq. in. base, omni-directional pin Al heat sink with 0.050 in. pin width, 0.143 in pin-to-pin center spacing and 0.150 in. base thickness. Heat sinks are attached to the package with a 2 to 4 mil thick layer of typical thermal grease. The thermal conductivity of this grease is about 1.2 w/m °C

2.  $\theta_{\text{CA}}$  values shown in Table 5-1 are typical values.The actual  $\theta_{\text{CA}}$  values depend on the air flow in the system (which is typically unsteady, non uniform and turbulent) and thermal interactions between Pentium® processor (510\60, 567\66) and surrounding components though PCB and the ambient