


Advance Information

Synchronous 4-Bit Up/Down Decade Counter (Asynchronous Master Reset)

ELECTRICALLY TESTED PER: MIL-M-38510/34404

The 54F192 is an up/down BCD decade (8241) counter. The 54F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs asynchronously override the clocks.



Military 54F192



AVAILABLE AS:

1) JAN: * 2) SMD: * 3) 883C: *

X = CASE OUTLINE AS FOLLOWS: PACKAGE: CERDIP: E CERFLAT: F LCC: 2

*Call Factory for latest update

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION
P ₁	1	1	2	Vcc
Q ₁	2	2	3	OPEN
Q_0	3	3	4	OPEN
CP _D	4	4	5	VCC
CPU	5	5	7	VCC
Q_2	6	6	8	OPEN
Q_3	7	7	9	OPEN
GND	8	8	10	GND
P ₃	9	9	12	Vcc
	10	10	13	Vcc
P2 PL	11	11	14	GND
TCU	12	12	15	OPEN
ΤCD	13	13	17	Vcc
MR	14	14	18	GND
Po	15	15	19	Vcc
Vcc	16	16	20	Vcc

FUNCTION TABLE									
MR	MR PL CPU CPD MODE								
н	х	х	х	Reset (Asyn.)					
L	L	Ιx	x	Preset (Asyn.)					
L	н	H	Н	No Charge					
L	н		Н	Count Up					
L	Н	н		Count Down					

H = HIGH Voltage Level
L = LOW Voltage Level
X = immaterial

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

FUNCTIONAL DESCRIPTION

The 'F192, '193 are asynchronously presettable counters. The 'F192 is a decade counter while the 'F193 is organized for 4-bit binary operation. They both contain four edge triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.


A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (TC_U) and Terminal Count Down (TC_D) outputs are normally HIGH. When the circuit


has reached the maximum count state; 9 ('F192) or 16 ('F193), the reset HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until \overline{CP}_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Both the 'F192 and the 'F193 have an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P0-P3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each O output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.






TEST CIRCUIT AND WAVEFORMS



Parallel Loaded Voltage Waveforms

MOTOROLA MILITARY ALS/FAST/LS/TTL DATA



NOTES:

- NOTES:

 1. Pulse generator has the following characteristics:

 t_r = t_f ≤ 2.5 ns, PRR ≤ 1.0 MHz, Z_{Out} ≈ 50 Ω.

 2. Terminal conditions (pins not designated may be high ≥ 2.0 V,
- 2.0 terminal continuous (pins not designated may be might ≥ 2.0 low ≤ 0.8 V, or open).


 3. C_L = 50 pF ± 10%, including scope probe, wiring, and stray capacitance without package in test fixture.

- 4. R_L = 499 Ω ± 5.0%.
 5. Voltage measurements are to be made with respect to network terminal ground.

Clear Switching Voltage Waveform

WAVEFORMS ۷он VOL tPLH1→ ۷он VOL - tPLH1 tPLH1 · VOH Q_2 VOL tPLH1 **◆**— tpLH1 Vон VOL tPHL1→ 3.0 V 0.0 V 3.0 V CPD 0.0 V

Serial Loaded Voltage Waveforms



MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

Symbol Parameter		Limits							Test Condition (Unless Otherwise Specified)
	+25°C +1			25°C −55°C					
	Static Parameters:	Subgroup 1		Subgroup 2		Subgroup 3]	
		Min	Max	Min	Max	Min	Max	1	
Voн	Logical "1" Output Voltage	2.5		2.5		2.5		v	$ \begin{array}{l} V_{CC} = 4.5 \text{ V, } I_{OH} = -1.0 \text{ mA,} \\ V_{IH} = 2.0 \text{ V, or } 0 \text{ V, MR} = 0 \text{ V or } 0.8 \text{ V,} \\ \overline{PL} = 0 \text{ V or } 0.8 \text{ V, } CP_{D} = 2.0 \text{ V or } 5.5 \text{ V.} \\ \end{array} $
VOL	Logical "0" Output Voltage		0.5		0.5		0.5	٧	$ \begin{array}{l} V_{CC} = 4.5 \text{ V, } I_{OL} = 20 \text{ mA,} \\ V_{IL} = 0.8 \text{ V or 0 V, MR} = 0 \text{ V, } \overline{PL} = 0.8 \text{ V} \\ \text{or 0 V, CP}_n = 5.5 \text{ V or 0.8 V.} \\ \end{array} $
VIC	Input Clamping Voltage		- 1.2					٧	$V_{CC} = 4.5 \text{ V, I}_{IN} = -18 \text{ mA,}$ other inputs are open.
liн .	Logical "1" Input Current		20		20		20	μА	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.
инн	Logical "1" Input Current		100		100		100	μΑ	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, other inputs are open.
ΊL	Logical "0" Input Current	- 0.03	-0.6	-0.03	-0.6	-0.03	-0.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, PL & MR = 0 V or (0.5 V), other inputs are open.
lıL(CP _n)	Logical "0" Input Current	0.75	- 1.8	-0.75	-1.8	- 0.75	- 1.8	mA	$V_{CC} = 5.5 \text{ V}, V_{IN(CP_n)} = 0.5 \text{ V},$ other CP_n input = 5.5 V, other inputs are open.
los	Short Circuit Output Current	-60	- 150	- 60	- 150	- 60	- 150	mA	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} \text{ or } 0 \text{ V}, V_{OUT} = 0 \text{ V}, PL & MR = 0 \text{ V}, CP_n = 5.5 \text{ V} \text{ or open.}$
Icc	Power Supply Current Off		55		55		55	mA	V_{CC} = 5.5 V, V_{IN} = 5.5 V (all inputs), \overline{PL} & MR = 0 V.
VIH	Logical "1" Input Voltage	2.0		2.0		2.0		v	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
		Subgi	oup 7	Subgr	oup 8A	Subgroup 8B			
	Functional Tests								per Truth Table with $V_{CC}=4.5$ V (Repeat at) $V_{CC}=5.5$ V, $V_{INL}=0.5$ V, and $V_{INH}=2.5$ V.

Symbol Parameter Static Parameters:			Lin	nits		Units	Test Condition (Unless Otherwise Specified)		
	+ 25°C		+125℃		55°C				
	Subgroup 9		Subgroup 10		Subgroup 11				
		Min	Max	Min	Max	Min	Max		
^t PHL1	Propagation Delay /Data-Output CP _n to Q _n	5.5	12.5	5.5	12.5	5.5	12.5	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega$
^t PLH1	Propagation Delay /Data-Output CP _n to Q _n	4.0	8.5	4.0	8.5	4.0	8.5	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega$
^t PHL2	Propagation Delay /Data-Output CPU to TCU	3.5	8.0	3.5	8.0	3.5	8.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
^t PLH2	Propagation Delay /Data-Output CPU to TCU	4.0	9.0	4.0	9.0	4.0	9.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
^t PHL3	Propagation Delay /Data-Output PL to Qn	5.0	13	5.0	13	5.0	13	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
^t PLH3	Propagation Delay /Data-Output PL to On	5.0	11	5.0	11	5.0	11	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω
^t PHL4	Propagation Delay /Data-Output CPD to TCD	3.5	8.0	3.5	8.0	3.5	8.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω
^t PLH4	Propagation Delay /Data-Output CPD to TCD	4.0	9.0	4.0	9.0	4.0	9.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω
^t PHL5	Propagation Delay /Data-Output P _n to Q _n	6.0	14.5	6.0	14.5	6.0	14.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω
^t PLH5	Propagation Delay /Data-Output P _n to Q _n	3.0	7.0	3.0	7.0	3.0	7.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
^t PHL6	Propagation Delay /Data-Output MR to TCD	7.0	14.5	7.0	14.5	5.5	14.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
^t PLH6	Propagation Delay /Data-Output MR to TCU	6.0	13.5	6.0	13.5	6.0	13.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
tPHL7	Propagation Delay /Data-Output PL to TCD	7.0	14.5	5.5	14.5	5.5	14.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
tPLH7	Propagation Delay /Data-Output PL to TCu	7.0	15.5	7.0	15.5	7.0	15.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.

MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

Symbol Parameter	Parameter			Lim	its		Units	Test Condition (Unless Otherwise Specified)	
	 	+2	5°C	+ 125℃		-55°C			
	Static	Subgroup 9		Subgroup 10		Subgroup 11		1	
	Parameters:	Min	Max	Min	Max	Min	Max	J	
tPHL8	Propagation Delay /Data-Output PL to TCD	7.0	14.5	4.0	14.5	4.0	14.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω.
tPLH8	Propagation Delay /Data-Output PL to TCD	7.0	15.5	4.0	15.5	4.0	15.5	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega.$
fMAX	Maximum Clock Frequency	90		90		90		MHz	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF}, R_L = 499 \Omega.$
[†] PHL9	Propagation Delay /Data-Output Pn to TCU	6.5	14	6.5	14	6.5	14	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega.$
tPLH9	Propagation Delay /Data-Output Pn to TCU	7.0	14.5	7.0	14.5	7.0	14.5	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega$
^t PHL10	Propagation Delay /Data-Output Pn to TCD	6.5	14	6.5	14	6.5	14	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω
^t PLH10	Propagation Delay /Data-Output Pn to TCD	7.0	14.5	7.0	14.5	7.0	14.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω
[†] PHL11	Propagation Delay /Data-Output MR to Qn	6.5	14.5	14.5	7.0	14.5	7.0	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 499 Ω