

August 1997 Radia

## Formerly Available As FSL130R4, Radiation Hardened, SEGR Resistant, N-Channel Power MOSFET

#### Features

- 8A, 100V,  $r_{DS(ON)} = 0.230\Omega$
- Total Dose
  - Meets Pre-RAD Specifications to 100K RAD (Si)
- Single Event
  - Safe Operating Area Curve for Single Event Effects
  - SEE Immunity for LET of 36MeV/mg/cm<sup>2</sup> with V<sub>DS</sub> up to 80% of Rated Breakdown and V<sub>GS</sub> of 10V Off-Bias
- Dose Rate
  - Typically Survives 3E9 RAD (Si)/s at 80% BV<sub>DSS</sub>
  - Typically Survives 2E12 if Current Limited to I<sub>DM</sub>
- Photo Current
  - 1.5nA Per-RAD(Si)/s Typically
- Neutron
  - Maintain Pre-RAD Specifications for 3E13 Neutrons/cm<sup>2</sup>
  - Usable to 3E14 Neutrons/cm<sup>2</sup>

## Ordering Information

PART NUMBER	PACKAGE	BRAND
JANSR2N7395	TO-205AF	JANSR2N7395

Die Family TA17636.

MIL-PRF-19500/631.

## Description

The Discrete Products Operation of Harris Semiconductor has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed.

The Harris portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available.

This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Reliability screening is available as either commercial, TXV equivalent of MIL-S-19500, or Space equivalent of MIL-S-19500. Contact Harris Semiconductor for any desired deviations from the data sheet.

## Symbol



### Package

TO-205AF



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1997

File Number 4371

#### **Absolute Maximum Ratings** T<sub>C</sub> = 25°C, Unless Otherwise Specified JANSR2N7395 UNITS 100 100 Continuous Drain Current $T_C = 25^{\circ}C$ ..... 8 $T_C = 100^{\circ}C$ ..... Pulsed Drain Current ......I<sub>DM</sub> 24 Gate-Source Voltage ......V<sub>GS</sub> ±20 Maximum Power Dissipation $T_C = 25^{\circ}C$ ..... $P_T$ 25 W $T_C = 100^{\circ}C$ ..... $P_T$ 10 W W/oC Derated Above 25°C..... 0.20 24 8 24 οС -55 to 150 οС 300 (Distance >0.063in (1.6mm) from Case, 10s Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

1.0

#### **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

Weight (Typical) .....

PARAMETER	SYMBOL	TEST C	MIN	TYP	MAX	UNITS	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$		100	-	-	٧
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 1 \text{mA}$	T <sub>C</sub> = -55 <sup>o</sup> C	-	-	5.0	٧
			$T_C = 25^{\circ}C$	1.5	-	4.0	٧
			$T_{\rm C} = 125^{\rm o}{\rm C}$	0.5	-	-	٧
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80V,	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	-	25	μА
		$V_{GS} = 0V$	$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	250	μА
Gate-Source Leakage Current	e-Source Leakage Current $I_{GSS}$ $V_{GS} = \pm 20V$ $T_{C} = 25^{\circ}C$	-	-	100	nA		
			$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	200	nA
Drain-Source On-State Voltage	V <sub>DS(ON)</sub>	$V_{GS}$ = 12V, $I_D$ :	= 8A	-	-	1.93	٧
On Resistance	<sup>r</sup> DS(ON)12	I <sub>D</sub> = 5A, V <sub>GS</sub> = 12V	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	0.170	0.230	Ω
			$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	0.361	Ω
Turn-On Delay Time	t <sub>d</sub> (ON)	V <sub>DD</sub> = 50V, I <sub>D</sub> = 8A,		-	-	70	ns
Rise Time	t <sub>r</sub>	$R_L = 6.25\Omega, V_C$ $R_{GS} = 7.5\Omega$	$_{\mathrm{AS}} = 12 \mathrm{V},$	-	-	220	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	1		-	-	100	ns
Fall Time	t <sub>f</sub>	1		-	-	90	ns
Total Gate Charge (Not on Slash Sheet)	Q <sub>g(TOT)</sub>	$V_{GS} = 0V$ to 20	V V <sub>DD</sub> = 50V,	-	-	64	пC
Gate Charge at 12V	Q <sub>g(12)</sub>	$V_{GS} = 0V$ to 12	V I <sub>D</sub> = 8A,	-	33	43	nC
Threshold Gate Charg (Not on Slash Sheet)	Q <sub>g (TH)</sub>	$V_{GS} = 0V \text{ to } 2V$	7]	-	-	2.4	nC
Gate Charge Source	Q <sub>gs</sub>	<u> </u>		-	6.5	8.7	пC
Gate Charge Drain	Q <sub>gd</sub>	1		-	17	22	nC
Thermal Resistance Junction to Case	$R_{ heta JC}$			-	-	5.0	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	175	°C/W

#### **Source-Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	$V_{SD}$	I <sub>SD</sub> = 8A	0.6	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD}$ = 8A, $dI_{SD}/dt$ = 100A/ $\mu$ s	-	-	330	ns

## Electrical Specifications up to 100K RAD $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain-Source Breakdown Volts	(Note 3)	BV <sub>DSS</sub>	$V_{GS} = 0$ , $I_D = 1mA$	100	-	V
Gate-Source Threshold Volts	(Note 3)	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 1mA$	1.5	4.0	V
Gate-Body Leakage	(Notes 2, 3)	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	100	nA
Zero-Gate Leakage	(Note 3)	I <sub>DSS</sub>	$V_{GS} = 0, V_{DS} = 80V$	-	25	μА
Drain-Source On-State Volts	(Notes 1, 3)	V <sub>DS(ON)</sub>	$V_{GS} = 12V, I_D = 8A$	-	1.93	V
Drain-Source On Resistance	(Notes 1, 3)	rDS(ON)12	$V_{GS} = 12V, I_D = 5A$	-	0.230	Ω

#### NOTES:


- 1. Pulse test, 300µs max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both  $V_{GS} = 12V$ ,  $V_{DS} = 0V$  and  $V_{GS} = 0V$ ,  $V_{DS} = 80\%$  BVDSS.

## Single Event Effects (SEB, SEGR) Note 4

		EN	VIRONMENT (NOTE	≣ 5)	APPLIED	(NOTE 6) MAXIMUM
TEST	SYMBOL	ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)	V <sub>GS</sub> BIAS (V)	V <sub>DS</sub> BIAS (V)
Single Event Effects Safe Operating Area	SEESOA	Ni	26	43	-20	100
		Br	37	36	-10	100
		Br	37	36	-15	80
		Br	37	36	-20	50

#### NOTES:

- 4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
- 5. Fluence =  $1E5 \text{ ions/cm}^2$  (typical),  $T = 25^{\circ}C$ .
- 6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).



#### Typical Performance Curves Unless Otherwise Specified (Continued) NORMALIZED THERMAL RESPONSE (Z<sub>BJC</sub>) I<sub>AS</sub>, AVALANCHE CURRENT ( STARTING T<sub>J</sub> = 25°C STARTING T<sub>J</sub> = 150°C SINGLE PULSE $P_{DM}$ 0.01 IF R = 0 $t_{AV} = (L) (I_{AS}) / (1.3 \text{ RATED BV}_{DSS} - V_{DD})$ DUTY FACTOR: $D = t_1/t_2$ IF R ≠ 0 PEAK $T_J = P_{DM} \times Z_{\theta JC} +$ $t_{AV} = (L/R) \ln [(I_{AS}*R) / (1.3 RATED BV_{DSS} - V_{DD}) + 1]$ 10<sup>-5</sup> 10<sup>-3</sup> 10<sup>-2</sup> 10<sup>-1</sup> 10<sup>1</sup> 0.01 10 t<sub>AV</sub>, TIME IN AVALANCHE (ms) t, RECTANGULAR PULSE DURATION (s)

FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING

#### Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT





FIGURE 10. UNCLAMPED ENERGY WAVEFORMS



TIGOTIC TI: NEOIOTIVE OWITOTIMA TEO




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

## **Delta Tests and Limits (JANS)** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate-Source Leakage Current	l <sub>GSS</sub>	$V_{GS} = \pm 20V$	±20 (Note 7)	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80% Rated Value	±25 (Note 7)	μΑ
On Resistance	rDS(ON)	T <sub>C</sub> = 125°C at Rated I <sub>D</sub>	±20% (Note 8)	Ω
Gate Threshold Voltage	V <sub>GS(TH)</sub>	I <sub>D</sub> = 1.0mA	±20% (Note 8)	V

#### NOTES:

- 7. Or 100% of Initial Reading (whichever is greater).
- 8. Of Initial Reading.

## **Screening Information**

TEST	JANS
Gate Stress	V <sub>GS</sub> = 30V, t = 250μs
Pind	Required
PDA	5%
Pre Burn-In Tests (Note 9)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25 <sup>o</sup> C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS}$ = 80% of Rated Value, $T_A$ = 150 $^{\rm o}$ C, Time = 48 hours
Interim Electrical Tests (Note 9)	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS}$ = 80% of Rated Value, $T_A$ = 150 $^{\rm o}$ C, Time = 240 hours
Final Electrical Tests (Note 9)	MIL-S-19500, Group A, Subgroups 2 and 3

### NOTE:

## **Additional Screening Tests**

PARAMETER	SYMBOL	TEST CONDITIONS	мах	UNITS
Safe Operating Area	SOA	V <sub>DS</sub> = 80V, t = 10ms	1.5	Α
Unclamped Inductive Switching	I <sub>AS</sub>	V <sub>GS(PEAK)</sub> = 15V, L = 0.1mH	24	Α
Thermal Response	ΔV <sub>SD</sub>	t <sub>H</sub> = 10ms; V <sub>H</sub> = 25V; I <sub>H</sub> = 2A	125	mV
Thermal Impedance	ΔV <sub>SD</sub>	t <sub>H</sub> = 500ms; V <sub>H</sub> = 25V; I <sub>H</sub> = 1A	250	mV

<sup>9.</sup> Test limits are identical pre and post burn-in.

## Rad Hard Data Packages - Harris Power Transistors

- 1. JANS Rad Hard Standard Data Package
  - A. Certificate of Compliance
  - B. Serialization Records
  - C. Assembly Flow Chart
  - D. SEM Photos and Report
  - E. Preconditioning Attributes Data Sheet

Hi-Rel Lot Traveler

HTRB - Hi Temp Gate Stress Post Reverse

Bias Data and Delta Data

HTRB - Hi Temp Drain Stress Post Reverse


Bias Delta Data

F. Group A
 G. Group B
 Attributes Data Sheet
 H. Group C
 Attributes Data Sheet
 I. Group D
 Attributes Data Sheet

- 2. JANS Rad Hard Optional Data Package
  - A. Certificate of Compliance
  - B. Serialization Records
  - C. Assembly Flow Chart
  - D. SEM Photos and Report
  - E. Preconditioning Attributes Data Sheet
    - Hi-Rel Lot Traveler
    - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
       HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
    - X-Ray and X-Ray Report
  - F. Group A Attributes Data Sheet
    - Hi-Rel Lot Traveler
    - Subgroups A2, A3, A4, A5 and A7 Data
  - G. Group B Attributes Data Sheet
    - Hi-Rel Lot Traveler
    - Subgroups B1, B3, B4, B5 and B6 Data
  - H. Group C Attributes Data Sheet
    - Hi-Rel Lot Traveler
    - Subgroups C1, C2, C3 and C6 Data
  - I. Group D Attributes Data Sheet
    - Hi-Rel Lot Traveler
    - Pre and Post Radiation Data

#### TO-205AF

#### 3 LEAD JEDEC TO-205AF HERMETIC METAL CAN PACKAGE



	INC	HES	MILLIM	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.160	0.180	4.07	4.57	-
Øb	0.016	0.021	0.41	0.53	2, 3
ØD	0.350	0.370	8.89	9.39	-
ØD <sub>1</sub>	0.315	0.335	8.01	8.50	-
е	0.095	0.105	2.42	2.66	4
e <sub>1</sub>	0.190	0.210	4.83	5.33	4
e <sub>2</sub>	0.095	0.105	2.42	2.66	4
h	0.010	0.020	0.26	0.50	-
j	0.028	0.034	0.72	0.86	-
k	0.029	0.045	0.74	1.14	-
L	0.500	0.560	12.70	14.22	3
Р	0.075	-	1.91	-	5

#### NOTES:

- 1. These dimensions are within allowable dimensions of Rev. E of JEDEC TO-205AF outline dated 11-82.
- 2. Lead dimension (without solder).
- Solder coating may vary along lead length, add typically 0.002 inches (0.05mm) for solder coating.
- 4. Position of lead to be measured 0.100 inches (2.54mm) from bottom of seating plane.
- This zone controlled for automatic handling. The variation in actual diameter within this zone shall not exceed 0.010 inches (0.254mm).
- 6. Lead no. 3 butt welded to stem base.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 6-94.

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

#### Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

#### NORTH AMERICA

Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

#### **EUROPE**

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

## HARRIS SEMICONDUCTOR

#### ASIA

Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400