											RI	EVIS	ЮN	s												
LTR								DES	CRIP	TION	١								DAT	E (Y	R-MO	-DA)	7	\PPR	OVE	,
А	Add figu	dev ire	ice 3,	typ and	pe 02. Made changes to table I, figure 1, figure 4. Editorial changes throughout.								1, t.			199	o Ji	JNE	28	12	26	R	14			
REV																Г						Π				
SHEET																										
REV																						Ī				
SHEET																						Г				
REV STAT		L	RE	v		Α	Α	Α	Α	. А	Α	Α	Α	Α	Α	Α	Α	Α	A							
OF SHEE	ETS	┸	SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14							
PMIC N/A	١					PRE	PARE	D BY	,	_	_			T												
MI	STANDARDIZED MILITARY DRAWING PREPARED BY CHECKED BY CONVERTER, MONOLITHIC SILICON CONVERTER, MONOLITHIC SILICON						14-			D																
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			DRAWING APPROVAL DATE 04 AUGUST 1989					SIZE CAGE CODE A 67268 5962-				-63	367	4												
AMSC N					REVISION LEVEL A SHEET 1					1	(OF			14											

* U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 748-129/60911

5962-E1711

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". 1.2 Part number. The complete part number shall be as shown in the following example: 5962-89674 Case outline Lead finish per Device type Drawing number MIL-M-38510 (1.2.1)(1.2.2)1.2.1 Device types. The device types shall identify the circuit function as follows: INT test Generic number Circuit function Device type 14-bit CMOS A/D converter, 14.25 μs ±1.5 LSB CS5014-S 01 14-bit CMOS A/D converter, 14.25 μs ±0.5 LSB 02 CS5014-T 1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows: Case outline Outline letter D-5 (40-lead, 2.096" x .620" x .225"), dual-in-line package C-5 (44-terminal, .662" x .662" x .120"), square chip carrier package 1.3 Absolute maximum ratings. 1/-0.3 V dc to +6.0 V dc 2/+0.3 V dc to -6.0 V dc -0.3 V dc to +6.0 V dc +0.3 V dc to -6.0 V dc ±0.5 V dc Analog ground (AGND) to digital ground (DGND) - - - - ± 10 mA 3/ $-V_A - 0.3$ V dc to $\pm V_A + 0.3$ V dc -0.3 V dc to $\pm V_D + 0.3$ V dc -65 C to ± 150 C Input current, any pin except supplies - - - - - -Analog input voltage range (AIN and VREF pins) - - - -+260°C Lead temperature (soldering, 10 seconds) - - - - -+195°C Junction temperature (T_J) - - - - - - - - - - - -Power dissipation (PD): 1500 mW Case Q - - - - - - -1100 mW Case X - - - - - - - - -Thermal resistance, junction-to-case (θ_{JC}) - - - - - Thermal resistance, junction-to-ambient (θ_{JA}): See MIL-M-38510, appendix C +45°C/W Case Q - - - - - -Case X - - - - - - - - - - - - - - - - - -+60°C/W All voltages referenced to AGND and DGND tied together. In addition, +VD must not be greater than +VA + 0.3 V dc. Transient currents of up to 100 mA will not cause latch-up. SIZE **STANDARDIZED**

Α

REVISION LEVEL

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

5962-89674

SHEET

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

1.4 Recommended operating conditions. 1/	/						
Ambient operating temperature range (T Positive digital supply voltage range Negative digital supply voltage range Positive analog supply voltage range (Negative analog supply voltage range (Digital ground (DGND) Digital input low voltage range (VIL) Digital input low voltage range (VIL) Digital input high voltage range (VIL) Analog reference input voltage (VREF) Analog input voltage range: Unipolar mode Bipolar mode	(+V _D) - (-V _D) - (+V _A) (+V _A) (-V _A) (-V _A)		+4 +4 4 0 \\ 0 \\ 0 \\ +2 +4	5°C to +125°C .5 V dc to +V _A .5 V dc to -5. .5 V dc to +5. .5 V dc to -5. V dc V dc .3 V dc to +V _D .5 V dc	5 V dc 5 V dc 8 V dc		
2. APPLICABLE DOCUMENTS							
2.1 Government specification, standard, a specification, standard, and builetin of the Defense Index of Specifications and Standard drawing to the extent specified herein.	ne issue	liste	1 in that	issue of the D	epartment of		
SPECIFICATION							
MILITARY							
MIL-M-38510 - Microcircuit	ts, Gener	al Spe	ecification	n for.			
STANDARD							
MILITARY							
MIL-STD-883 - Test Methods	s and Pro	cedur	es for Mic	roelectronics.			
BULLETIN							
MILITARY							
MIL-BUL-103 - List of Star	ndardized	Mili	tary Drawi	ngs (SMD's).			
(Copies of the specification, standard, an specific acquisition functions should be obtained the contracting activity.)	nd bullet tained fr	in re	quired by e contract	manufacturers ing activity (in connection with or as directed by		
2.2 Order of precedence. In the event of references cited herein, the text of this de	f a confl rawing sh	ict b all t	etween the ake preced	text of this ence.	drawing and the		
3. REQUIREMENTS							
3.1 Item requirements. The individual in MIL-STD-883, "Provisions for the use of MIL and as specified herein.	tem requi -STD-883	remen in co	ts shall b njunction	e in accordand with compliant	ce with 1.2.1 of t non-JAN devices"		
$\frac{1}{2}$ All voltages referenced to AGND and DGND tied together. $\frac{2}{2}$ In addition, +V _D must not be greater than +V _A + 0.3 V dc.							
STANDARDIZED	SIZE						
MILITARY DRAWING	Α				5962-89674		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION L	EVEL A	SHEET 3		

- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full ambient operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section $\frac{4}{100}$ of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or B using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE A		5	962-89674	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	Α	SHEET 4	

Test	 Symbol 	Conditions -55°C < TA < +125°C unless otherwise specified	Device type	Group A subgroups		its Max	Unit
Resolution for which no missing codes is guaranteed	RES	1/	A11 	1, 2, 3	14		Bits
Integral linearity error	INL	1/2/	01	1, 2, 3		 ±1.5	LSB
Differential linearity error	DNL	1/2/	02 A11 	1, 2, 3		±0.5 ±0.5	LSB
Full-scale error	FSE	1/ 2/	A11	1, 2, 3		±1.0	LSB
Full-scale error drift	dFSE/dt	1/2/3/4/	All	2, 3		±1.0	LSB
Unipolar offset error	VOFF	1/ 2/	01	1, 2, 3		±1.0 ±0.75	
Unipolar offset error	 dV0FF/d _t	1/2/3/4/	A11	2, 3	 	 ±0.5 	LSB
Bipolar offset error	BOFF	1/ 2/	01	1, 2, 3		±1.0 ±0.75	
Bipolar offset error drift	dB0FF/dt	1/2/3/4/	A11	2, 3	 	 ±1.0	LSB
Bipolar negative full-scale error	BNFSE	1/2/	01	1, 2, 3	 	±1.5 ±1.0	LSB
Bipolar negative full-scale error drift	dBNFSE/	1/ 2/ 3/ 4/	A11	2, 3	 	±1.0	LSB
Analog input capacitance in fine charge mode	CIN	Unipolar mode T _A = +25°C <u>1</u> / <u>3</u> /	A11	4	 	375	pF
onerge moss		Bipolar mode $T_A = +25 \text{ C} \underline{1}/\underline{3}/$	- j 			220	
See footnotes at end of	table.		<u>··</u>		-	·	·
STANDARD		SIZE		1			

☆ U. S. GOVERNMENT PRINTING OFFICE: 1989---749-03

SHEET 5

REVISION LEVEL

Α

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

Test	Symbol	<u>-</u> - 0	Conditions < T _A < +125°C			Group A	Lim	its	Unit
	<u> </u>	-55°C unless	<pre>TA < +125 0 otherwise spec</pre>	ified	type	subgroups 		Max	
Peak harmonic or	 S/PN		nput, full sca			4, 5, 6	85		dB
spurious noise		amplitu	de, bipolar mo	de <u>2/</u>	02	! !	94	! 	
	! !	12 kHz	input, full so	ale <u>1/</u>	01	 	80		
		ampiitu	de, bipolar mo	ae 2/	02	1	84		
Signal to noise ratio	S/(N+D)				01	4, 5, 6	80		ďΒ
	<u> </u>				02	-	82		
Digital input voltage (HOLD, CLKIN, CAL,	A ^{IH}	<u>5</u> /	<u>6</u> /		A11	1, 2, 3	2.0		٧
TNTRLV, BW, RST, BP/UP, AO, RD, CS)	VIL	 			All	 		0.8	
Digital input current	IIN	5/	<u>6</u> /		All	1, 2, 3	 	 ±10 	μА
Digital output voltage (DO-D15, SDATA, SCLK, EOC, EOT)	V _{OL}	Logic "	0", <u>5/ 6/</u> -1.6 mA		All	1, 2, 3	 	0.4	٧
	V _{OH}	Logic " ISOURCE	$\frac{1}{1}$, $\frac{5}{\mu}$ $\frac{6}{4}$				 +V _D -1.0	 	
High impedance state output current	IZ	Pins D ₀ <u>5</u> /	to D_{15} only $\underline{6}$		A11	1, 2, 3		 ±10	μА
Conversion time	t _C	1/	<u>6</u> / <u>7</u> /		All	9, 10, 11] 	 14.25 	μS
Acquisition time	tACQ	TA = +2	5°C <u>1/ 2/ 3</u> /	8/	A11	9	 	3.75	μS
Throughput	t _{PUT}	1/	<u>6/ 7</u> /		A]]	9, 10, 11	55.6		kHz
Positive analog supply current	+I _A	+VA, +V -VA, -V	D = 5.5 V <u>6/</u> D = -5.5 V	<u>9</u> /	All	1, 2, 3		19.0	mΑ
Negative analog supply current	-I _A	+V _A , +V -V _A , -V	D = 5.5 V 6/ D = -5.5 V	9/	A11	1, 2, 3	1	19.0	mΑ
See footnotes at end of	table.				·	<u> </u>	•		
STANDARDI		SIZE A		5962-89674					
MILITARY DR. DEFENSE ELECTRONICS			LL	1	NON LEVEL		SHEE		

TABLE	I. Elec	trical p	erformanc	e char	acteri	stics - (Conti	nued			
Test	Symbol	 -55° unless	Condition C < T _A < To	+125°C	 fied	Device type		up A group		nits Max	Unit
Positive digital supply current	+I _D		V _D = +5.5 V _D = -5.5			A11	1,	2, 3		Ţ	mA
Negative digital supply current	-1 _D	+VA, +	V _D = +5.5 V _D = -5.5	V 6/ 9	9/	A11	1,	2, 3		6.0	l mA
Master clock frequency 10/	fcLK	CLKIN:	ally gener			All		11	1.75		MHz
HOLD pulse width	t _{HPW}	See fi	gure 4 5	5/ 6/ 1	1/	A11	 9,	10, 1	1 FCLK +50	tc	ns
Data delay time	t _{DD}	See fi	jure 4 <u>5</u>	<u>6/ 6/ 1</u>	1/	A11] 9, : 	10, 1	1	100	ns
EOC pulse width	t _{EPW}	See fig	jure 4 <u>5</u>	5/ <u>6</u> / <u>1</u>	1/	A11	 9,	10, 1	L FCLK		ns
CAL, INTRLV to CS low setup time	t _{CS}	See fig	jure 5 <u>5</u>	6/ 6/ 1	.1/	All	 9, 1 	0, 1	1 20		ns
AO to CS and RD low setup time	tAS	See fig	jure 5 <u>5</u>	6/ 6/ 1	1/	A11	9, 1	0, 1	1 20		ns
CS or RD high to AO invalid hold time	t _{AH}	See fig	jure 5 <u>5</u>	6/ 6/ 1	1/	All	9, 1	10, 1	1 50	 	ns
TS high to CAL, INTRLY invalid hold time	t _{CH}	See fig	jure 5 <u>5</u>	/ 6/ 1	1/	A11	 9, 1	.0, 1	1 50		ns
CS low to data valid access time	t _{CA}		gic "0" ure 5 <u>5</u>	/ 6/ 1	1/	A11	9, 1	.0, 1	i Li I	150	ns
Gee footnotes at end of t	able.										
STANDARDIZED			SIZE A		5962-89674						
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444					REVISION LEVEL SHEET A 7						

TABL	TABLE I. Electrical performance characteristics - Continued.								
Test	Symbol	Conditions Conditions -55°C < TA < +125°C unless otherwise specified	Device type	 Group A subgroups	 Limi Min	its Max	 Unit 		
RD low to data valid access time	t _{RA}	CS = logic "0" See figure 5 <u>5/ 6/ 11</u> /	A11 	9, 10, 11	İ	150	ns		
Output float delay	t _{FD}	See figure 5 <u>5</u> / <u>6</u> / <u>11</u> /	A11	9, 10, 11		140	ns		
SDATA to SCLK rising setup time	tss	See figure 6 <u>5/ 6/ 11</u> /	A11	9, 10, 11	2 f _{CLK} -50		ns		
SCLK rising to SDATA hold time	t _{SH}		 A11 	9, 10, 11	2 f _{CLK} -100		l ns		

- 1 / $^{+}$ VA, $^{+}$ VD = $^{+}$ 5.0 V; $^{-}$ VA, $^{-}$ VD = $^{-}$ 5.0 V; VREF = $^{+}$ 4.5 V dc; f_{CLK} = 4 MHz; analog source impedance = 200 ohms; error tests are done after calibration at the temperature of interest.
- 2/ Synchronous sampling mode (EOT connected to HOLD), interleave disabled.
- $\overline{3}/$ This parameter shall be measured only for initial characterization, and after process or design changes which may affect this parameter.
- 4/ Total drift over -55°C to +125°C range since calibration at power-up at +25°C.
- 5/ +V_A, +V_D = +5.0 V dc ±10 percent; -V_A, -V_D = -5.0 V dc ±10 percent.
- $\frac{6}{}$ This parameter is guaranteed, if not tested, at TA = +25°C. This parameter is tested at TA = -55°C and +125°C.
- 7/ Measured from falling transition on HOLD to falling transition on EOC.
- 8/ Acquisition time is the time allowed by the converter for acquisition of the input voltage prior to conversion.
- 9/ All outputs unloaded; All inputs swinging between - V_D and 0 V dc.
- 10/ Externally supplied maximum clock frequency is 4 MHz. Analog parametric measurements are done with the maximum frequency external clock (see footnote 1/).
- 11/ Inputs: logic "0" = 0 V; logic "1" = +V₀; C_L = 50 pF.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89674
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

Device types	01 an	d 02	T	Device types	01 an	d 02
Case outlines	Q	X	 	Case outlines	Q	Х
Terminal number	 Termina 	l symbol	1	 Terminal number	 Termina	l symbol
1	HOLD	HOLD	 	l l 23	l AO	! CLKIN
2	Do	DO	į	24	BP/UP	cs
3	D ₁	D ₁		25	+VA	I RD
4	D ₂	D ₂	į	26	AIN	AO
5	D ₃	D ₂		27	AGND	BP/UP
6	D4	D ₄	ļ	28	VREF	+VA
7	D ₅	D ₅		29	REFBUF	AIN
8	D ₆	D ₆	İ	30	-VA	AGND
9	D ₇	NC NC	l l	31	TST	! ! V _{REF}
10	DGND	D ₇	ĺ	32	RST	REFBUF
11	+V _D	DGND		 33	BW	NC
12	D ₈	+ v _D		34	INTRLV	 -V _A
13	Dg	NC NC	ì	35	CAL	TST
14	D ₁₀	D ₈		36	l -VD	RST
15	D ₁₁	l NC	i	, 37	EOT	BW
16	D ₁₂	و۵ ا		38	EOC	INTRLV
17	D ₁₃	D ₁₀		39	SCLK	CAL
18	D ₁₄	D ₁₁		40	SDATA	 -V _D
19	D ₁₅	D ₁₂	j	41		EOT
20	CLKIN	D ₁₃	i	42		EOC
21	CS	D ₁₄	į	43		SCLK
22	RD	D ₁₅		44		SDATA

FIGURE 1. Terminal connections.

STANDARDIZED	SIZE		5050 00574
MILITARY DRAWING	A		5962-89674
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

1	T	1	Γ	Γ	Τ	Τ	
Function	HOLD	CS	CAL	INTRLV	i RD	AO	RST
	Ţ		Ţ		Ī	See	
Hold and start convert	ļ	X	<u>l x</u>	X	X	note	
 Initiate burst calibration	l X	i i O	1 1	l I X	I I X	See note	0
111111111111111111111111111111111111111	 	 	i -			See	
Stop burst cal and begin track	1	10	1 0	X	l X	note	0
 Initiate interleave calibration	l x	10	l I X	0	i I X	See note	 0
Tireface fricericave carribration	† ~ 	 	 ~~ -	<u>-</u>	<u> </u>	See	<u>-</u> -
Terminate interleave cal	l X	0	X	1	X	note	0
l l Read output data	X	0	X	X	0	1	0
 Read status register	1	I I 0	I X	 X	l 0	0	0
			ľ	.,		See	
High impedence data bus	X	1	X	X	X	note	X
! ! High impedence data bus	l x	ĺх	X	X	1	See note	X
Reset	l X	Х	X	Х	X	Х	1
l Reset	0	0	 X	l X	l I X	0	X

NOTE: The status of AO is not critical to the operation specified. However, AO should not be low with $\overline{\text{CS}}$ and $\overline{\text{HOLD}}$ low, or a software reset will result.

FIGURE 2. Truth table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE
A

5962-89674

REVISION LEVEL
A

10

DESC FORM 193A SEP 87






TABLE II. Electrical test requirements.

MIL-STD-883 test requirement	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	1, 4
Final electrical test parameters (method 5004)	 1*, 2, 3, 4,
Group A test requirements (method 5005)	1, 2, 3, 4, 5, 6, 6, 10, 9**, 11
Groups C and D end-point electrical parameters (method 5005)	2, 3

* PDA applies to subgroup 1.

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method $\overline{5005}$ of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or B using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING	SIZE A	5962-89674		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	SHEET	13

DESC FORM 193A SEP 87

^{**} Subgroup 9 will be guaranteed if not tested.

- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.
- 6.6 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved source of supply listed below is for information purposes only and is current only to the date of the last action of this document.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/
5962-8967 4 01QX	0A384	CS5014-SD14B
5962-8967401XX	0A384	CS5014-SE14B
5962-8967402QX	0A384	CS5014-TD14B
5962-8967402XX	OA384	 CS5014-TE14B

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

0A384

Crystal Semiconductor P.O. Box 17847 4210 South Industrial Drive Austin, TX 78760

STANDARDIZED

MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

SIZE A 5962-89674

REVISION LEVEL SHEET 14

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

. 019274 _ _ -