

512K (64K x 8) CMOS EPROM

FEATURES


- High speed performance
 - 90 ns access time available
- CMOS Technology for low power consumption
 - 35 mA Active current
 - 100 µA Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID aids automated programming
- High speed express programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0°C to 70°C
 - Industrial: -40°C to 85°C
 - Automotive: -40°C to 125°C

DESCRIPTION

The Microchip Technology Inc. 27C512 is a CMOS 512K bit (electrically) Programmable Read Only Memory. The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90 ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.

PIN CONFIGURATIONS



PIN FUNCTION TABLE	
Name	Function
A0 - A15	Address Inputs
CE	Chip Enable
OE/VPP	Output Enable/ Programming Voltage
O0 - O7	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal Connection
NU	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss -0.6V to +7.25V
 VPP voltage w.r.t. Vss during
 programming -0.6V to +14.0V
 Voltage on A9 w.r.t. Vss -0.6V to +13.5V
 Output voltage w.r.t. Vss -0.6V to Vcc + 1.0V
 Storage temperature -65°C to 150°C
 Ambient temp. with power applied -65°C to 125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION		DC Characteristics					
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0 -0.5	Vcc+1 0.8	V V	
Input Leakage	all	—	I _{IN}	-10	10	μA	V _{IN} = 0 to Vcc
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400 μA I _{OL} = 2.1 mA
Output Leakage	all	—	I _{OL}	-10	10	μA	V _{OUT} = 0V to Vcc
Input Capacitance	all	—	C _{IN}	—	6	pF	V _{IN} = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	—	C _{OUT}	—	12	pF	V _{OUT} = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	C I, E	TTL input TTL input	I _{CC} I _{CC}	— —	35 45	mA mA	V _{CC} = 5.5V f = 1 MHz; OE/VPP = CE = VIL; I _{out} = 0 mA; VIL = -0.1 to 0.8V; VIH = 2.0 to Vcc; Note (1)
Power Supply Current, Standby	C I, E C	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}	— — —	2 3 100	mA mA μA	CE = Vcc ±0.2V

* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges
 Notes: (1) Active current increases 2 mA per MHz up to operating frequency for all temperature ranges.

**READ OPERATION
AC Characteristics**


AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 2.0V$ and $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}\text{C}$ to 70°C
 Industrial: $T_{amb} = -40^{\circ}\text{C}$ to 85°C
 Extended (Automotive): $T_{amb} = -40^{\circ}\text{C}$ to 125°C

Parameter	Sym	27C512-90*		27C512-10		27C512-12		27C512-15		27C512-20		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t _{ACC}	—	90	—	100	—	120	—	150	—	200	ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
\overline{CE} to Output Delay	t _{CE}	—	90	—	100	—	120	—	150	—	200	ns	$\overline{OE}/V_{PP} = V_{IL}$
\overline{OE} to Output Delay	t _{OE}	—	40	—	40	—	50	—	60	—	75	ns	$\overline{CE} = V_{IL}$
\overline{OE} to Output High Impedance	t _{OFF}	0	35	0	35	0	40	0	45	0	55	ns	
Output Hold from Address, CE or \overline{OE}/V_{PP} , whichever occurred first	t _{OH}	0	—	0	—	0	—	0	—	0	—	ns	

* -90 AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 1.5V$ and $V_{OL} = 1.5V$
 Output Load: 1 TTL Load + 30 pF

READ WAVEFORMS


7



- Notes: (1) t_{OFF} is specified for \overline{OE}/V_{PP} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to t_{CE} - t_{OE} after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.

PROGRAMMING DC Characteristics		Ambient Temperature: 25°C ±5°C Vcc = 6.5V ± 0.25V, OE/Vpp = VH = 13.0V ± 0.25V				
Parameter	Status	Symbol	Min	Max	Units	Conditions (See Note 1)
Input Voltages	Logic "1"	V _{IH}	2.0	V _{CC} +1	V	
	Logic "0"	V _{IL}	-0.1	0.8	V	
Input Leakage	—	I _u	-10	10	µA	V _{IN} = 0V to V _{CC}
Output Voltages	Logic "1"	V _{OH}	2.4	—	V	I _{OH} = -400 µA
	Logic "0"	V _{OL}	—	0.45	V	I _{OL} = 2.1 mA
V _{CC} Current, program & verify	—	I _{CC2}	—	35	mA	
OE/V _{PP} Current, program	—	I _{PP2}	—	25	mA	CE = V _L
A9 Product Identification	—	V _{ID}	11.5	12.5	V	
Note: (1) V _{CC} must be applied simultaneously or before the V _{PP} voltage on OE/V _{PP} and removed simultaneously or after the V _{PP} voltage on OE/V _{PP} .						

PROGRAMMING AC Characteristics		AC Testing Waveform: V _{IH} = 2.4V and V _{IL} = 0.45V; V _{OH} = 2.0V; V _{OL} = 0.8V Ambient Temperature: 25°C ±5°C V _{CC} = 6.5V ± 0.25V, OE/V _{PP} = VH = 13.0V ± 0.25V				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t _{AS}	2	—	µs		
Data Set-Up Time	t _{DS}	2	—	µs		
Data Hold Time	t _{DH}	2	—	µs		
Address Hold Time	t _{AH}	0	—	µs		
Float Delay (2)	t _{DF}	0	130	ns		
V _{CC} Set-Up Time	t _{VCS}	2	—	µs		
Program Pulse Width (1)	t _{PW}	95	105	µs	100 µs typical	
CE Set-Up Time	t _{CES}	2	—	µs		
OE Set-Up Time	t _{OES}	2	—	µs		
OE Hold Time	t _{OEH}	2	—	µs		
OE Recovery Time	t _{OR}	2	—	µs		
OE/V _{PP} Rise Time During Programming	t _{PRTR}	50	—	ns		
Notes: (1) For express algorithm, initial programming width tolerance is 100 µs ± 5%. a is 100 µs ± 5%. (2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).						

PROGRAMMING**Waveforms (1)**

- Notes:
- (1) The input timing reference level is 0.8V for V_{IL} and 2.0V for V_{IH} .
 - (2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.
 - (3) $V_{CC} = 6.5V \pm 0.25V$, $V_{PP} = V_H = 13.0V \pm 0.5V$ for express programming algorithm.

MODES**Read Mode**

Operation Mode	CE	OE/VPP	A9	O0 - O7
Read	V_{IL}	V_{IL}	X	Dout
Program	V_{IL}	V_H	X	Din
Program Verify	V_{IL}	V_{IL}	X	Dout
Program Inhibit	V_{IH}	V_H	X	High Z
Standby	V_{IH}	X	X	High Z
Output Disable	V_{IL}	V_{IH}	X	High Z
Identity	V_{IL}	V_{IL}	V_H	Identity Code

X = Don't Care

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the \overline{OE}/VPP pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is transferred to the output after a delay (t_{OE}) from the falling edge of \overline{OE}/VPP .

Standby Mode

The standby mode is defined when the CE pin is high and a program mode is not identified.

When this condition is met, the supply current will drop from 35 mA to 100 μ A.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the CE line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the OE/VPP pin is low, and
- c) the CE line is low.

Inhibit

When programming multiple devices in parallel with different data, only CE needs to be under separate control to each device. By pulsing the CE line low on a particular device, that device will be programmed; all other devices with CE held high will not be programmed with the data (although address and data will be available on their input pins).

Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The CE and OE/VPP lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Programming Mode

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1.


Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) OE/VPP is brought to the proper VH level, and
- c) CE line is low.

Pin →	Input	Output									
		O 7	O 6	O 5	O 4	O 3	O 2	O 1	O 0	H e x	
Identity	A0										
Manufacturer	<u>VIL</u>	0	0	1	0	1	0	0	1	29	
Device Type*	<u>VIH</u>	0	0	0	0	1	1	0	1	0D	

* Code subject to change.

FIGURE 1 - PROGRAMMING EXPRESS ALGORITHM




SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS

27C512 - 90 I / P



Package:	J	Cerdip
	K	Ceramic Leadless Chip Carrier
	L	Plastic Leaded Chip Carrier
	P	Plastic DIP
	SO	Plastic SOIC
	TS	Thin Small Outline Package (TSOP) 8x20mm

Temperature Range:	-	0°C to 70°C
	I	-40°C to 85°C
	E	-40°C to 125°C

Access Time:	90	90 ns
	10	100 ns
	12	120 ns
	15	150 ns
	20	200 ns

Device: 27C512 512K (64K x 8) CMOS EPROM

Commercial/Industrial Outlines and Parameters

COMMERCIAL AND INDUSTRIAL PARTS

Examples:

Part Number Suffix Designations:

XXXXXXXXX - XX X/XX XXX

27C256T-15I/J
PIC16C54-RCI/SO

L ROM Code or Special Requirements

Case Outline

- D = Ceramic
- J = Cerdip (with window if EPROM) - all product except Microcontrollers
- K = LCC (Ceramic Leadless Chip Carrier, not thermally enhanced)
- L = PLCC (Plastic Leaded Chip Carrier)
- P = Plastic
- S = Die in Waffle Pack
- W = Die in Wafer Form
- CB = COB (Chip-On-Board)
- JN = Cerdip, no window - for Microcontrollers only
- JW = Cerdip, windowed - for Microcontrollers only
- PQ = PQFP
- SJ = Skinny Cerdip
- SL = 14-Lead Small Outline .150 mil
- SM = Small Outline .207 mil
- SN = Small Outline .150 mil
- SO = Small Outline .300 mil
- SP = Skinny Plastic Carrier
- SS = Shrink Small Outline Package
- TS = Thin Small Outline (TSOP) 8mm x 20mm
- VS = Very Small Outline (VSOP) 8 x 13mm

Process Temperature

- Blank = 0°C to +70°C
- I = -40°C to +85°C
- E = -40°C to +125°C

Speed Frequency (EPROM / High Density EEPROM)

Crystal Frequency Designator for PIC16/17 Microcontrollers

-55 = 55 ns	Blank	= 20.5 MHz	LP = 4 µs - Low Power
-70 = 70 ns	-14	= 14.4 MHz	RC = 2 µs - Resistor Capacitor
-90 = 90 ns	-25	= 25.6 MHz	XT = 1 µs - Crystal
-10 = 100 ns	-32	= 32.8 MHz	HS = 20 MHz - High Speed Crystal
-12 = 120 ns			-10 = 10 MHz - High Speed Crystal
-15 = 150 ns			-04 = 4 MHz - Crystal or RC
-17 = 170 ns			-16 = 16 MHz - High Speed Crystal
-20 = 200 ns			-20 = 20 MHz - High Speed Crystal
-25 = 250 ns			-25 = 25 MHz - High Speed Crystal

OPTION

- = twc = 1 ms
- F = twc = 200 µs
- X = Rotated pinout
- T = Tape and Reel

Device Type (Up To 10 Digits)

- C = Indicates CMOS
- LC = Indicates Low Power CMOS
- AA = 1.8V
- LV = Low Voltage
- HC = High Speed
- LCS = Low Power Security



TABLE OF CONTENTS

SECTION 1: HERMETIC

A. Ceramic Side Brazed Dual In-line Package ("D" Case Outlines)

Symbol List for Side Brazed Package Parameters	11-1-1
8-Lead, Side Brazed, 300 mil	11-1-2
14-Lead, Side Brazed, 300 mil	11-1-3
16-Lead, Side Brazed, 300 mil	11-1-4
18-Lead, Side Brazed, 300 mil	11-1-5
22-Lead, Side Brazed, 400 mil	11-1-6
24-Lead, Side Brazed, 600 mil	11-1-7
24-Lead, Side Brazed, 600 mil, Window	11-1-8
28-Lead, Side Brazed, 600 mil	11-1-9
28-Lead, Side Brazed, 600 mil, Window	11-1-10
40-Lead, Side Brazed, 600 mil	11-1-11
40-Lead, Side Brazed, 600 mil, Window	11-1-12
48-Lead, Side Brazed, 600 mil	11-1-13

B. Ceramic Cerdip Dual In-line Package ("J, JW, SJ" Case Outlines)

Symbol List for Cerdip Dual In-Line Package Parameters	11-1-14
8-Lead, Cerdip, 300 mil	11-1-15
16-Lead, Cerdip, 300 mil	11-1-16
18-Lead, Cerdip, 300 mil	11-1-17
18-Lead, Cerdip, 300 mil, Window	11-1-18
22-Lead, Cerdip, 400 mil	11-1-19
24-Lead, Cerdip, 300 mil	11-1-20
24-Lead, Cerdip, 300 mil, Window	11-1-21
24-Lead, Cerdip, 600 mil	11-1-22
24-Lead, Cerdip, 600 mil, Window	11-1-23
28-Lead, Cerdip, 600 mil	11-1-24
28-Lead, Cerdip, 600 mil, Window	11-1-25
40-Lead, Cerdip, 600 mil	11-1-26
40-Lead, Cerdip, 600 mil, Window	11-1-27

C. Ceramic Flatpack

Symbol List for Ceramic Flatpack Package Parameters	11-1-28
28-Lead	11-1-29

D. Ceramic Leadless Chip Carrier (Surface Mount Package, "K" Case Outlines)

Symbol List for Ceramic Leadless Chip Carrier Package Parameters	11-1-30
28-Lead (Square)	11-1-31
28-Lead, Window (Square)	11-1-32
32-Lead (Rectangle)	11-1-33
32-Lead, FRIT (Rectangle)	11-1-34
32-Lead, Window (Rectangle)	11-1-35
32-Lead, FRIT Window (Rectangle)	11-1-36
44-Lead (Square)	11-1-37

E. Ceramic Leaded Chip Carrier (Surface Mount Package, "JL" Case Outlines)

Symbol List for Ceramic Leaded Chip Carrier Package Parameters	11-1-38
68-Lead (Window)	11-1-39
84-Lead (Window)	11-1-40



TABLE OF CONTENTS (Cont'd)

SECTION 2: PLASTIC

A. Plastic Dual In-Line Package ("P, SP" Case Outlines)	
Symbol List for Plastic Dual In-Line Package Parameters	11-2-1
8-Lead, 300 mil.....	11-2-2
14-Lead, 300 mil.....	11-2-3
16-Lead, 300 mil.....	11-2-4
18-Lead, 300 mil.....	11-2-5
22-Lead, 400 mil.....	11-2-6
24-Lead, 600 mil.....	11-2-7
24-Lead, 300 mil.....	11-2-8
28-Lead, 300 mil.....	11-2-9
28-Lead, 600 mil.....	11-2-10
40-Lead, 600 mil.....	11-2-11
48-Lead, 600 mil.....	11-2-12
B. Plastic Leaded Chip Carrier (Surface Mount, "L" Case Outlines)	
Symbol List for Plastic Leaded Chip Carrier Package Parameters	11-2-13
28-Lead (Square)	11-2-14
32-Lead (Rectangle).....	11-2-15
44-Lead (Square)	11-2-16
68-Lead (Square)	11-2-17
84-Lead (Square)	11-2-18
C. Plastic Small Outline (SOIC) (Surface Mount, "SN, SL, SM, SW, SO" Case Outlines)	
Symbol List for Plastic Small Outline Package Parameters	11-2-19
8-Lead, 150 mil (Body)	11-2-20
8-Lead, 200 mil (Body)	11-2-21
14-Lead, 150 mil (Body)	11-2-22
18-Lead, 300 mil (Body)	11-2-23
24-Lead, 300 mil (Body)	11-2-24
28-Lead, 300 mil (Body)	11-2-25
28-Lead, 330 mil (Body)	11-2-26
D. Plastic Shrink Small Outline (SSOP) (Surface Mount "SS" Case Outlines)	
Symbol List for Plastic Shrink Small Outline Package Parameters	11-2-27
20-Lead, 209 mil Body (5.30mm)	11-2-28
28-Lead, 209 mil Body (5.30mm)	11-2-29
E. Plastic Thin Small Outline (TSOP) and Very Small Outline (VSOP) (Surface Mount, "TS" and "VS" Case Outlines)	
Symbol List for Thin and Very Small Outline Package Parameters	11-2-30
28-Lead, (8 x 20mm) TSOP Type I	11-2-31
28-Lead, (8 x 13mm) VSOP Type I	11-2-32
F. Plastic Metric Quad Flatpack (MQFP) (Surface Mount, "PQ" Case Outlines)	
Symbol List for Plastic Metric Quad Flatpack Package Parameters	11-2-33
44-Lead, (10x10mm) Body 1.6/0.15mm	11-2-34