11. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (Ta = 25° C)

Item	Symbol	Condition	Ratings	Unit
	v _{DD}	•	-0.3 to +7.0	V
Supply voltage	VLOAD		V_{DD} -40 to V_{DD} +0.3	V
	V _{PRE}		V _{DD} -12 to V _{DD} +0.3	v
Input voltage	v _I		-0.3 to V _{DD} +0.3	V
Output voltage	v _o	Other than display output pins	-0.3 to V _{DD} +0.3	v
voltage	v _{OD}	Display output pins	v_{DD}^{-40} to $v_{DD}^{+0.3}$	V
		l pin other than display output pin	-15	mA
	T	1 pin of SO to S9	-15	mA
High-level output		1 pin of TO to T15	-30	mA
current	Іон	Total of pins other than display output pins	-20	mA
		Total of display output pins	-120	mA
Low-level output		l pin .	17	mA
current	IL	Total of all pins	60	mA
Total dis- sipation	Р	Plastic QFP	450	mW
(Note 1)	1	Plastic shrink DIP	600	
Operating temperature	Topt		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	υС

Item	Condition	MIN.	MAX.	Unit
CPU (Note 2)		(Note 3)	6.0	V
FIP controller		4.5	6.0	V
Other hardware peripherals (Note 2)		2.7	6.0	V

Note 1. Calculation of total dissipation

Power is dissipated at the following three places in the uPD75268CW/GF and the sum of power dissipated at these places must not exceed the rated total power dissipation P_T , and, preferably, should be kept to within 80% of P_T .

- 1) Power dissipated by CPU = V_{DD} (max.) x I_{DD1} (max.)
- 2 Power dissipated by output pins (differs depending on whether ordinary signals or display signals are output. Add the power dissipated when the maximum current is allowed to flow into each output pin to the power dissipated by 1 and 2.)
- 3 Power dissipated by pull-down resistor internally connected by a mask option.

Example: When a 9-segment x 11-digit FIP and four LEDs are used at $V_{\rm DD}$ = 5V+10% at a 4.19 MHz oscillation frequency, a current of up to 3 mA flows through the segment pins, up to 15 mA through the timing pins, and up to 10 mA through the LED output pins.

- ① Power dissipated by CPU = $5.5 \text{ V} \times 9.0 \text{ mA} = 49.5 \text{ mW}$
- (2) Power dissipated by:

segment pins = $2 \text{ V } \times 3 \text{ mA } \times 9 \text{ pins} = 54 \text{ mW}$ timing pins = $2 \text{ V } \times 15 \text{ mA} = 30 \text{ mW}$ LED output pins = $(10/15 \times 2 \text{ V}) \times 10 \text{ mA } \times 4$ pins = 53 mW ③ Power dissipated by pull-down resistors = $(30 + 5.5 \text{ V})^2/40 \text{ k}\Omega$ x 10 pins = 315 mW

Therefore,
PT =
$$(1)$$
 + (2) + (3) = 501.5 mW

Because the permissible total power dissipation of the shrink DIP version of the microcomputer is 600 mW, the power dissipation of 501.5 mW calculated in the above example is permissible. With the QFP version, however, it should be reduced to less than 450 mW, which is the rated power dissipation of the FLAT package. To reduce the power dissipation, decrease the number of internally-connected pull-down resistors. Therefore, in the above example, the power dissipation can be reduced down to 344 mW by internally connecting the pull-down resistors to only II digit output pins and 4 segment output pins and by connecting external pull-down resistors to the other digit and segment pins.

- 2. Excluding the system clock oscillation circuit and FIP controller.
- 3. The operating voltage range differs depending on the cycle time. Refer to AC Characteristics.

Main System Clock Oscillation Characteristics (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = 2.7 to 6.0V)

Oscillator	Recommended constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
(Note 3) Ceramic resonator	$\frac{X1}{X}$	(Note 1) Oscillation frequency (f _{XX})	VDD = oscillation voltage range	2.0		5.0	MHz
1 Coolia (O)		(Note 2) Oscillation stabili- zation time	After V _{DD} reaches the minimum value in the oscillator operating voltage range			4	ms
(Note 3) Crystal resonator	X1 X2	(Note 1) Oscillation frequency (f _{XX})		2.0	4.19	5.0	MHz
1 55 5 11 2 5 1	$C1 \pm \frac{1}{2}C2$	(Note 2) Oscillation	V _{DD} = 4.5 to 6.0V			10	ms
	#	stabili- zation time				30	ms
External clock	X1 X2	(Note 1) X1 input frequency (f _X)		2.0		5.0	MHz
CIOCK	µPD74HCU0₁	X1 input high/low level width (tXH, tXL)		100		250	ns

Subsystem Clock Oscillator Characteristics (Ta = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0V)

Oscillator	Recommended constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	(Note 1) Oscillation frequency (f _{XT})		32	32.768	35	kHz	
resonator	C3 C4	(Note 2) Oscillation stabiliza-	V _{DD} =4.5 to 6.0V		1.0	2	s
		tion time		1		10	s
External	1 1	XT1 input frequency (f _{XT})		32		100	kHz
clock	Open	XT1 input high/low level width (tXTH, tXTL)		10		32	us

- Note 1: The oscillation frequency and input frequency are indicated only to express the characteristics of the oscillator. Refer to the AC characteristics for instruction execution time.
 - 2: The oscillation stabilization time is the time required for the oscillator to stabilize after v_{DD} is applied or after the STOP mode is released.
 - 3: Use of the following oscillators is recommended.

Capacitance (Ta = 25° C, V_{DD} = 0V)

	Symbol	Condition	MIN.	TYP.	MAX.	Units	
Input capacit	ance	CIN			15 pF		
Output capacitance	Other than display output pins	C _{OUT}	f=1 MHz with			15	pF
	Display output pins		pins other than that measured			35	pF
Input/output	clo	at OV			15	pF	

Recommended oscillator circuit constant

Main system clock: ceramic resonator (Ta = -40 to +85°C)

Manufaakunan	Duednet	External capasi- tance (pF)		Oscillation voltage range (V)		
Manufacturer	Product	C1	C2	MIN.	MAX.	Remark
Kyocera	KBR-2.0MS KBR-4.0MS	47 33	47 33	2.7	6.0	
Murata	CSA 2.00MG CSA 4.19MG	30	30	0.7		
Manufac- turing	CST 2.00MG CST 4.19MGW	Not offered	Not offered	2.7	6.0	C-contained type

Subsystem clock: 32.768kHz Crystal resonator (Ta = -10 to +60°C)

Manufacturer	Product	3	External circuit constant			Oscillation voltage range		
Manuracturer	rioduct	C3 (pF)	C4 (pF)	R (kΩ)	MIN.	MAX.	Remark	
Kinseki	P-3	15	22	330	2.7	6.0		

DC Characteristics (Ta = -40 to +85°C, V_{DD} =2.7 to 6.0V)

Item	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
	v _{IH1}	Other t	han below	0.7V _{DD}		v _{DD}	V
U; ab	v _{IH2}	Ports 0	and 1, and RESET	0.75V _{DD}		v _{DD}	V
High- level input	v _{IH3}	X1, X2, XT1		V _{DD} -0.4		v _{DD}	V
voltage	v	Port 6	V _{DD} =4.5 to 6.0V	0.65V _{DD}		v _{DD}	V
	V _{IH4}	FUI U		0.7V _{DD}		v _{DD}	V
Low-	V _{IL1}	Other t	han below	0		o.3V _{DD}	v
level input	V _{IL2}	Ports 0	, 1, 6 and $\overline{\text{RESET}}$	0		0.2V _{DD}	V
voltage	V _{IL3}	X1, X2,	XT1	0		0.4	v
High- level output	v _{OH}	All output pins	V _{DD} =4.6 to 6.0V, I _{OH} =-1mA	V _{DD} -1.0			V
voltage		PIRS	I _{OH} =-100uA	V _{DD} -0.5			٧
Low-	V _{OL} A	Ports 4 and 5	V _{DD} =4.5 to 6.0V, I _{OL} =15mA		0.4	2.0	V
output voltage		All output	V _{DD} =4.5 to 6.0V, I _{OL} =1.6mA			0.4	V
		pins	I _{OL} =400uA			0.5	
High- level input leakage current	I _{LIH1}	Other than X1, X2, and XT1	A ^{IN} = A ^{DD}			3	uА
Current	I LIH2	X1, X2, XT1				20	uA
Low- level input leakage current	^I LIL1	Other than X1, X2, and XT1	v _{IN} = 0 v			-3	uA
Current	I _{LIL2}	X1, X2, XT1				-20	uA


(Cont'd)

Item	Symbol		Condition	ns	MIN.	TYP.	MAX.	Unit
High- level output leakage current	[[] LOH	All output pins	VOUT=VDD				3	uA
Low- level output leakage	[[] LOL1	Other than display output pins	v _{OUT} = 0 v				-3	uA
current	I _{LOL2}	display output pins	V _{OUT} =V _{LOAI})=V _{DD} -35V			-10	uA
		S0-S9	V -	(Note 1) VPRE=VDD -9±1V	-3	-5.5		mA
Display output	1		V _{DD} = 4.5 to 6.0V	V _{PRE} =0V	-1.5	-3.5	!	mA
current	IOD	T0-T15	V _{OD} = V _{DD} -2V	(Note 1) V _{PRE} =VDD -9+1V	-15	-22		mA
				V _{PRE} =0V	-7	-15		mA
Internal	P	Port 6	V _{DD} =4.5 to	6.0 V	20	80	200	kΩ
down	R _{P6}	v _{IN} =v _{OD}			20		1000	kΩ
(mask option)	R_{L}	Display output pins	v _{DD} -v _{LOAD} =35v		25	70	135	kΩ

(Cont'd)

Item	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
	Ţ	4.19MHz	۷ _{DD} =5۷ <u>+</u> 10%	(Note 3)		3.0	9.0	mA
I DD1	¹DD1	crystal oscil- lator	۷ _{DD} =3۷ <u>+</u> 10%	(Note 4)		0.55	1.5	mA
	C1=C2 =15pF	HALT mode	V _{DD} =5V±10%		600	1800	uA	
(Note 2)	¹ DD2			V _{DD} =3V±10%		200	600	uA
Supply	I DD3	(Note 5) 32 kHz		V _{DD} =3V±10%		40	120	uА
	I DD4	crysral oscil- lator	HALT mode	V _{DD} =3V±10%		5	15	uA
	I _{DD5} XT1=0V STOP mode			V _{DD} =5V±10%		0.5	20	uA
				V _{DD} =3V±10%		0.1	10	uA

Note 1: Use of the following external circuit is recommended.



- 2: Excluding the current following through the internal pull-down resistor.
- 3: When the processor clock control register (PCC) is set to 0011 and operated in the high-speed mode.
- 4: When the PCC register is set to 0000 and operated in the low-speed mode.
- 5: When the system clock control register (SCC) is set to 1001 and operated on the subsystem clock with oscillation of the main system clock stopped.


AC Characteristics (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = 2.7 to 6.0 V)

Item	Symbol	Co	ndition	5	MIN.	TYP.	MAX.	Unit
(Note 1) Cycle		Operation on main	V _{DD} =4.	5 to 6.0V	0.95		32	us
time (minimum	tou	system			3.8		32	us
instruc- tion execut- ion time	^t CY	Operation on sub- system clock			114	122	125	us
TIO input	fTI	V _{DD} =4.5 to	6.0V		0		0.6	MHz
frequency					0	<u> </u>	165	kHz
TIO input high &	t _{THI} ,	V _{DD} =4.5 to	6.0V		0.83			us
low-level width	tTIL				3			us
		V _{DD} =4.5 to	6 OV	Input	0.8			us
SCK cycle	^t KCY	трр что со отот		Output	0.95			us
time				Input	3.2			us
				Output	3.8			us
SCK high		V _{DD} =4.5 to 6.0V		Input	0.4			us
& low-	t	, DD 110 to	*DD-4:3 to 0:04		t _{KCY} /2-50			ns
width	t _{KL}			Input	1.6			us
				Output	t _{KCY} /2-150			ns
SI setup time (vs. SCK †)	t _{SIK}				100			ns
SI hold time (vs. SCK t)	t _{KSI}				400			ns
SCK ↓ → SO output							300	ns
delay time	^t KSO						1000	ns

(Cont'd)


Item	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt		INTO	(Note 2)			us	
input low & high-	t _{INTH} ,	,	INT1	² tCY			us
width	leevel t _{INTL} width		INT2,4	10			us
RESET low-level width	^t RSL	,		10			us

- Note 1: The cycle time (minimum instruction execution time) is determined by the oscillation frequency of the oscillator connected to the microcomputer, system clock control register (SCC), and processor clock control register (PCC). The chart on the right shows the characteristics of cycle time t_{CY} vs. supply voltage v_{DD} when the microcomputer operates on the main system clock.
 - 2: $2t_{CY}$ or $128/f_{XX}$, depending on the setting of the interrupt mode register (IMO)





11-12 ■ 6427525 0069652 746 ■

AC Timing Measured Values (excluding X1 and XT1 input pins)




Clock Timing







TIO Timing




Serial Transfer Timing



Interrupt Input Timing



RESET Input Timing



11-14 **519 6427525 0069654 519**


Data memory STOP mode low voltage data retention characteristic $(Ta = -40 \text{ to } +85^{\circ}\text{C})$

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	v _{DDDR}		2.0		6.0	ν
Data retention current (Note1)	I _{DDDR}	V _{DDDR} =2.0V		0.1	10	uA
Release signal set time	^t SREL		0			us
Oscillation stabilization wait time (Note2)	tWAIT	Release by RESET input		2 ¹⁷ /f _x		ms
		Release by interrupt request		Note3		ms


- Note 1: Excluding current flowing through the internal pull-down resistors and power-ON reset circuit (Mask option).
 - 2: Oscillation stabilization wait time is the time during which the CPU is stopped to prevent it unstable operation when oscillation is started.
 - 3: Depends on the setting of the basic interval timer mode register (BTM), as follows:

втмз	BTM2	BTM1	втмо	WAIT time () indicates f _{XX} =4.19MHz
_	0	0	0	2 ²⁰ /f _{XX} (Approximately 250 ms)
-	0	1	1	$2^{17}/f_{XX}$ (Approximately 31.3 ms)
-	1	0	1	$2^{15}/f_{XX}$ (Approximately 7.82 ms)
-	1	l	1	2 ¹³ /f _{XX} (Approximately 1.95 ms)

Data Retention Timing (when STOP mode is released by RESET)





Data Retention Timing
(Standby release signal: when STOP mode is released by interrupt signal)




12. EXTERNAL DIMENSIONS

64-Pin Plastic Shrink DIP (750 mil) Dimensions (Unit: mm)









P64GF-100-3B8, 3BE-1

64-Pin Ceramic QFP for ES (reference) (Unit: mm)





- Note 1. The metal cap is connected to pin 26 and is thus at positive potential.
 - The leads are diagonally molded into the bottom of the package.
 - 3. The length of the leads may vary slightly because the tolerances for the lead cutting process are not critical/not highly controlled.