256K (32K x 8)

**OTP EPROM** 

AT27C256R

#### **Features**

- Fast Read Access Time 45 ns
- Low-Power CMOS Operation
  - 100 µA max. Standby
  - 20 mA max. Active at 5 MHz
- JEDEC Standard Packages
  - 28-Lead 600-mil PDIP
  - 32-Lead PLCC
  - 28-Lead TSOP and SOIC
- 5V ± 10% Supply
- · High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial, Industrial and Automotive Temperature Ranges

#### **Description**

The AT27C256R is a low-power, high-performance 262,144-bit one-time programma-ble read only memory (OTP EPROM) organized 32K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low-active power consumption, and fast programming. Power consumption is typically only 8 mA in Active Mode and less than 10  $\mu$ A in Standby.

(continued)


## **Pin Configurations**

	T
Pin Name	Function
A0 - A14	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect


PDIP, SOIC Top View



PLCC Top View



TSOP Top View
Type 1



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.







The AT27C256R is available in a choice of industry standard JEDEC-approved one time programmable (OTP) plastic DIP, PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 32K byte storage capability, the AT27C256R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C256R has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### Absolute Maximum Ratings\*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{cc} + 0.75V$  dc which may overshoot to +7.0 volts for pulses of less than 20 ns.

### **Operating Modes**

Mode\Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	Ai	V <sub>cc</sub>	D <sub>out</sub>
Output Disable	V <sub>iL</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	V <sub>cc</sub>	High Z
Standby	V <sub>IH</sub>	X <sup>(1)</sup>	X <sup>(1)</sup>	V <sub>cc</sub>	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	. Ai	V <sub>PP</sub>	D <sub>IN</sub>
PGM Verify <sup>(2)</sup>	X <sup>(1)</sup>	V <sub>IL</sub>	Ai	V <sub>PP</sub>	D <sub>out</sub>
Optional PGM Verify <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	Ai	V <sub>cc</sub>	D <sub>out</sub>
PGM Inhibit <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	V <sub>PP</sub>	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A14 = V_{IL}$	V <sub>cc</sub>	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Refer to Programming Characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.



### **DC and AC Operating Conditions for Read Operation**

			AT27C256R							
		-45	-55	-70	-90	-12	-15			
· · · · · · · · · · · · · · · · · · ·	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
Operating Temp. (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
Terrip. (Case)	Auto.			-40°C - 125°C	-40°C - 125°C	-40°C - 125°C	-40°C - 125°C			
V <sub>CC</sub> Supply	************	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition		Min	Max	Units
		V 0V+- V	Com., Ind.		±1	μΑ
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$	Auto.		±5	μΑ
•	Outrat Landana Comment	N 0V4= V	Com., Ind.		±5	μA
ho	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>	Auto.		±10	μA
l <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>			10	μA
	V (1) St II	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC}$	: 0.3V		100	μA
l <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB2</sub> (TTL), CE = 2.0 to \	/ <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, 1	Ē = V <sub>IL</sub>		20	mA
V <sub>IL</sub>	Input Low Voltage		•	-0.6	0.8	٧
V <sub>IH</sub>	Input High Voltage			2.0	V <sub>cc</sub> + 0.5	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	٧
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>.


## **AC Characteristics for Read Operation**

			AT27C256R												
			-	45	-	55	-	70	-	90	_	12	-	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = VIL		45		55		70		90		120		150	ns
t <sub>CE</sub> <sup>(2)</sup>	CE to Output Delay	ŌE = V <sub>IL</sub>		45		55		70		90		120		150	ns
t <sub>OE</sub> (2)(3)	OE to Output Delay	CE = V <sub>IL</sub>		20		25		30		30		35		40	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE or CE High to Output Float, whichever occurred	first		20		20		25		25		30		35	ns
tон	Output Hold from Address whichever occurred first	, CE or OE,	7		7		7		0		0		0		ns

Note: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

<sup>2.</sup>  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 

## AC Waveforms for Read Operation(1)





- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ . Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
  - 4. This parameter is only sampled and is not 100% tested.
  - 5. Output float is defined as the point when data is no longer driven.


#### Input Test Waveforms and Measurement Levels

### **Output Test Load**

Note:







C<sub>1</sub> = 100 pF including jig capacitance, except for the -45 and -55 devices, where  $C_L = 30$  pF.

## Pin Capacitance

f = 1 MHz, T = 25°C(1)


Symbol	Тур	Max	Units	Conditions
CiN	4	6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms**(1)



- Notes: 1. The Input Timing Reference is 0.8V for V<sub>IL</sub> and 2.0V for V<sub>IH</sub>.
  - 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
  - 3. When programming the AT27C256R a 0.1 µF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_A$  = 25 ± 5°C,  $V_{CC}$  = 6.5 ± 0.25V,  $V_{PP}$  = 13.0 ± 0.25V

			Lie	mits	Units	
Symbol	Parameter	Test Conditions	Min	Max		
Ju	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ	
V <sub>IL</sub>	Input Low Level		-0.6	0.8	٧	
V <sub>IH</sub>	Input High Level		2.0	V <sub>cc</sub> + 1	٧	
V <sub>OL</sub>	Output Low Volt	I <sub>OL</sub> = 2.1 mA		0.4	٧	
V <sub>OH</sub>	Output High Volt	I <sub>OH</sub> = -400 μA	2.4		٧	
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧	

### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

			Lir			
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min Max		Units	
t <sub>AS</sub>	Address Setup Time		2		μs	
t <sub>oes</sub>	OE Setup Time		2		μs	
t <sub>DS</sub>	Data Setup Time	Input Rise and Fall Times	2		μs	
t <sub>AH</sub>	Address Hold Time	(10% to 90%) 20ns	0		μѕ	
t <sub>DH</sub>	Data Hold Time	Input Pulse Levels	2		μs	
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns	
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	Input Timing Reference Level	2		μs	
t <sub>vcs</sub>	V <sub>CC</sub> Setup Time	0.8V to 2.0V	2		μѕ	
t <sub>PW</sub>	CE Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level	95	105	μs	
t <sub>OE</sub>	Data Valid from OE <sup>(2)</sup>	0.8V to 2.0V		150	ns	
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns	

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

- 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
- 3. Program Pulse width tolerance is 100  $\,\mu \text{sec} \pm 5\%$ .

### Atmel's 27C256R Integrated Product Identification Code


		Pins							Hex	
Codes	A0	07	06	05	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C



### **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each

pulse. If the byte falls to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



# **Ordering Information**

t <sub>ACC</sub>	I <sub>cc</sub>	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	20	0.1	AT27C256R-45JC	32J	Commercial
			AT27C256R-45PC	28P6	(0°C to 70°C)
			AT27C256R-45RC	28R	
			AT27C256R-45TC	28T	
	20	0.1	AT27C256R-45JI	32J	Industrial
			AT27C256R-45PI	28P6	(-40°C to 85°C)
			AT27C256R-45RI	28R	
			AT27C256R-45TI	28T	
55	20	0.1	AT27C256R-55JC	32J	Commercial
			AT27C256R-55PC	28P6	(0°C to 70°C)
		1	AT27C256R-55RC	28R	
			AT27C256R-55TC	28T	
	20	0.1	AT27C256R-55JI	32J	Industrial
	į		AT27C256R-55PI	28P6	(-40°C to 85°C)
			AT27C256R-55RI	28R	
			AT27C256R-55TI	28T	
70	20	0.1	AT27C256R-70JC	32J	Commercial
			AT27C256R-70PC	28P6	(0°C to 70°C)
	-		AT27C256R-70RC	28R	
		1	AT27C256R-70TC	28T	
	20	0.1	AT27C256R-70JI	32J	Industrial
			AT27C256R-70PI	28P6	(-40°C to 85°C)
			AT27C256R-70RI	28R	
			AT27C256R-70TI	28T	
	20	0.1	AT27C256R-70JA	32J	Automotive
			AT27C256R-70PA	28P6	(-40°C to 125°C)
			AT27C256R-70RA	28R	

(continued)

	Package Type						
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)						
28P6	28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
28R	28-Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28-Lead, Thin Small Outline Package (TSOP)						





# **Ordering Information (Continued)**

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
90	20	0.1	AT27C256R-90JC	32J	Commercial
			AT27C256R-90PC	28P6	(0°C to 70°C)
			AT27C256R-90RC	28R	
			AT27C256R-90TC	28T	
	20	0.1	AT27C256R-90JI	32J	Industrial
			AT27C256R-90PI	28P6	(-40°C to 85°C)
			AT27C256R-90RI	28R	,
			AT27C256R-90TI	28T	
	20	0.1	AT27C256R-90JA	32J	Automotive
			AT27C256R-90PA	28P6	(-40°C to 125°C)
			AT27C256R-90RA	28R	,
120	20	0.1	AT27C256R-12JC	32J	Commercial
			AT27C256R-12PC	28P6	(0°C to 70°C)
			AT27C256R-12RC	28R	, , ,
			AT27C256R-12TC	28T	
	20	0.1	AT27C256R-12JI	32J	Industrial
		1	AT27C256R-12PI	28P6	(-40°C to 85°C)
			AT27C256R-12RI	28R	
			AT27C256R-12TI	28T	
	20	0.1	AT27C256R-12JA	32J	Automotive
			AT27C256R-12PA	28P6	(-40°C to 125°C)
			AT27C256R-12RA	28R	
150	20	0.1	AT27C256R-15JC	32J	Commercial
		1	AT27C256R-15PC	28P6	(0°C to 70°C)
			AT27C256R-15RC	28R	
			AT27C256R-15TC	28T	
	20	0.1	AT27C256R-15JI	32J	Industrial
		1	AT27C256R-15PI	28P6	(-40°C to 85°C)
			AT27C256R-15RI	28R	,
			AT27C256R-15TI	28T	
	20	0.1	AT27C256R-15JA	32J	Automotive
			AT27C256R-15PA	28P6	(-40°C to 125°C)
			AT27C256R-15RA	28R	

Package Type					
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28R	28-Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)				
28T	28-Lead, Thin Small Outline Package (TSOP)				