

FEATURES

- 16-Bit Sigma-Delta ADC**
- 468.75 kHz Output Word Rate (OWR)**
- No Missing Codes**
- Low-Pass Digital Filter**
- High Speed Serial Interface**
- Linear Phase**
- 229.2 kHz Input Bandwidth**
- Power Supplies: AV_{DD} , DV_{DD} : $+5\text{ V} \pm 5\%$**
- Standby Mode (70 μW)**
- Parallel Mode (12-Bit/312.5 kHz OWR)**

GENERAL DESCRIPTION



The AD7721 is a complete low power, 12-/16-bit, sigma-delta ADC. The part operates from a +5 V supply and accepts a differential input of 0 V to 2.5 V or $\pm 1.25\text{ V}$. The analog input is continuously sampled by an analog modulator at twice the clock frequency eliminating the need for external sample-and-hold circuitry. The modulator output is processed by two finite impulse response (FIR) digital filters in series. The on-chip filtering reduces the external antialias requirements to first order in most cases. Settling time for a step input is 218.4 μs while the group delay for the filter is 109.2 μs when the master clock equals 15 MHz.

The AD7721 can be operated with input bandwidths up to 229.2 kHz. The corresponding output word rate is 468.75 kHz. The part can be operated with lower clock frequencies also. The sample rate, filter corner frequency, settling time, group delay and output word rate will be reduced also, as these are proportional to the external clock frequency. The maximum clock frequencies in parallel mode and serial mode are 10 MHz and 15 MHz respectively.

Use of a single bit DAC in the modulator guarantees excellent linearity and dc accuracy. Endpoint accuracy is ensured by on-chip calibration of offset and gain. This calibration procedure minimizes the part's zero-scale and full-scale errors.

The output data is accessed from the output register through a serial or parallel port. This offers easy, high speed interfacing to modern microcontrollers and digital signal processors. The serial interface operates in internal clocking (master) mode, the AD7721 providing the serial clock.

CMOS construction ensures low power dissipation while a power-down mode reduces the power consumption to only 100 μW .

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION

ORDERING GUIDE

Model	Temperature Range	Package Option*
AD7721AN	-40°C to +85°C	N-28
AD7721AR	-40°C to +85°C	R-28
AD7721SQ	-55°C to +125°C	Q-28

*N = Plastic DIP; R = 0.3" Small Outline IC (SOIC); Q = Cerdip. For outline information see Package Information section.

To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212 or visit our World Wide Web site at <http://www.analog.com>.

AD7721—SPECIFICATIONS¹ ($AV_{DD} = +5\text{ V} \pm 5\%$; $DV_{DD} = +5\text{ V} \pm 5\%$; $AGND = DGND = 0\text{ V}$, $f_{CLK} = 15\text{ MHz}$, $REFIN = +2.5\text{ V}$; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted)

Parameter	A Version	S Version	Units	Test Conditions/Comments	
SERIAL MODE ONLY					
STATIC PERFORMANCE					
Resolution	16	16	Bits	Guaranteed 12 Bits Monotonic 16-Bit Operation Bipolar Mode Typically 0.61 mV Typically 0.61 mV Typically 0.61 mV Typically 1.22 mV	
Minimum Resolution for Which No Missing Codes Is Guaranteed	12	12	Bits min		
Differential Nonlinearity	± 8	± 8	LSB typ		
Integral Nonlinearity	± 16	± 16	LSB max		
DC CMRR	70	70	dB min		
Offset Error ²					
Unipolar Mode	± 3.66	± 3.66	mV max		
Bipolar Mode	± 3.66	± 3.66	mV max		
Full-Scale Error ^{2, 3}					
Unipolar Mode	± 4.88	± 4.88	mV max		
Bipolar Mode	± 4.88	± 4.88	mV max		
Unipolar Offset Drift	0.05	0.05	mV/°C typ		
Bipolar Offset Drift	0.04	0.04	mV/°C typ		
ANALOG INPUTS					
Signal Input Span (VIN1–VIN2)				Guaranteed by Design With 15 MHz on CLK Pin	
Bipolar Mode	$\pm V_{REFIN}/2$	$\pm V_{REFIN}/2$	Volts max		
Unipolar Mode	0 to V_{REFIN}	0 to V_{REFIN}	Volts max		
Maximum Input Voltage	AV_{DD}	AV_{DD}	Volts		
Minimum Input Voltage	0	0	Volts		
Input Sampling Capacitance	1.6	1.6	pF typ		
Input Sampling Rate	$2 f_{CLK}$	$2 f_{CLK}$	MHz		
Differential Input Impedance	20.8	20.8	k Ω typ		
REFERENCE INPUTS					
V_{REFIN}	2.4 to 2.6	2.4 to 2.6	V min/V max		
REFIN Input Current	200	200	μA typ		
DYNAMIC SPECIFICATIONS					
Signal to (Noise + Distortion)	74	74	dB min	Input Bandwidth 0 kHz to 210 kHz Input Bandwidth 0 kHz to 229.2 kHz	
Total Harmonic Distortion	-78	-78	dB max		
Frequency Response					
0 kHz to 210 kHz	± 0.05	± 0.05	dB max		
229.2 kHz	-3	-3	dB min		
259.01 kHz to 14.74 MHz	-72	72	dB min		
CLOCK					
CLK Duty Ratio	45 to 55	45 to 55	% max	For Specified Operation CLK Uses CMOS Logic	
V_{CLKH} , CLK High Voltage	$0.7 \times DV_{DD}$	$0.7 \times DV_{DD}$	V min		
V_{CLKL} , CLK Low Voltage	$0.3 \times DV_{DD}$	$0.3 \times DV_{DD}$	V max		
LOGIC INPUTS					
V_{INH} , Input High Voltage	2.0	2.0	V min		
V_{INL} , Input Low Voltage	0.8	0.8	V max		
I_{INH} , Input Current	10	10	μA max		
C_{IN} , Input Capacitance	10	10	pF max		
LOGIC OUTPUTS					
V_{OH} , Output High Voltage	4.0	4.0	V min	$ I_{OUT} \leq 200\ \mu\text{A}$ $ I_{OUT} \leq 1.6\ \text{mA}$	
V_{OL} , Output Low Voltage	0.4	0.4	V max		
POWER SUPPLIES					
AV_{DD}	4.75/5.25	4.75/5.25	V min/V max	Digital Inputs Equal to 0 V or DV_{DD} Active Mode Standby Mode	
DV_{DD}	4.75/5.25	4.75/5.25	V min/V max		
I_{DD} (Total from AV_{DD} , DV_{DD})	28.5	28.5	mA max		
Power Consumption	150	150	mW max		
Power Consumption	100	100	μW max		

NOTES

¹Operating temperature range is as follows: A Version: 40°C to +85°C; S Version: 55°C to +125°C.

²Applies after calibration at temperature of interest.

³Full-scale error applies to both positive and negative full-scale error. The ADC gain is calibrated w.r.t. the voltage on the REFIN pin.

Specifications subject to change without notice.