

MV1820

VIDEO PROGRAMME DELIVERY CONTROL INTERFACE CIRCUIT

(Supersedes version in October 1995 Media IC Handbook, HB3120 - 3.0)

The MV1820 is a high speed CMOS receiver for Programme Delivery Control (PDC) messages broadcast in World System Teletext (WST) Format Two Broadcast Service Data Packets (BSDP). The PDC message can be read on an I²C bus with data format similar to standard Video Programming Service (VPS) decoders. Additional data is appended to include new PDC features.

It is intended for use in Video Cassette Recorders to provide automatic recording of suitably labelled Television programmes requested by the user.

FEATURES

- On chip data slicing
- Low external component count
- I²C bus for low cost interfacing
- Advanced CMOS technology gives low power dissipation and high reliability

ABSOLUTE MAXIMUM RATINGS

Supply voltage	0.3V to 7V
All inputs	-0.3 to Voc +0.3V
Operating temperature	0 to +70°C
Storage temperature	-55 to 125°C

ORDERING INFORMATION

MV1820F/CG/DPAS MV1820F/CG/MPES




Fig.1 Pin connections - top view




Fig.2 MV1820 block diagram

MV1820

ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed over the following conditions (unless otherwise stated) T_{amb} = 0 to 70°C, V_{DD} = 5V $\pm\,10\%$

Characteristic Pin Min Typ Max Max Conditions
Supply current 12
Video input 5 0.8 1.8 3.0 Vpp Bottom of sync to white (pk to pk) Source impedance 250 Ω TCR input 7 4.7 4.7 200 kΩ Connected to Vpp BLC and WLC 3 & 4 10 nF Connected to GND Capacitor value 10 nF Connected to GND Capacitor tolerance +10% +10% 5 Ω Effective series resistance 5 Ω 1MHz DATA I/O and SYNC I/O 9 & 10 Vpp-1.0 4.5 V IoH = -1.2mA Output voltage High 0.2 0.4 V IoL = 2.4mA Input voltage Low 0 0.8 V Input current -30 +30 μA VIN = Vss or Vpp EXT/INT 2 0 0.8 V Input voltage High Vpp-1.0 Vpp-1.0 Vpp-1.0 Input voltage High Vpp-1.0 Vpp-1.0 Vpp-1.0 Input voltage High Vpp-1.0
Video amplifude 0.8 1.8 3.0 Vpp Bottom of sync to white (pk to pk) Source impedance 7 250 Ω Bottom of sync to white (pk to pk) TCR input 7 4.7 4.7 200 kΩ Connected to Voo BLC and WLC 3 & 4 10 nF Connected to GND Capacitor value -10% +10% Connected to GND Capacitor tolerance -10% +10% Input Effective series resistance 5 Ω 1MHz DATA I/O and SYNC I/O 9 & 10 Vop-1.0 Vop-1.0 Vop-1.2 Output voltage High Vop-1.0 Vop-1.0 Vop-1.0 Vop-1.0 Input voltage High Vop-1.0 Vop-1.0 Vop-1.0 Input voltage High Vop-1.0 <
Source impedance 250
TCR input TCR
External resistance 4.7 4.7 200 kΩ Connected to Vod
BLC and WLC Capacitor value Capacitor tolerance Effective series resistance DATA I/O and SYNC I/O Output voltage High Output voltage Low Input voltage Low Input voltage High Vob-1.0 Vob-1.
Capacitor value 10 nF Connected to GND Capacitor tolerance -10% +10% Image: Connected to GND Effective series resistance 5 Ω 1MHz DATA I/O and SYNC I/O 9 & 10 Vob-1.0 IoH = -1.2mA Output voltage High Vob-1.0 Vob-1.0 IoH = -1.2mA Output voltage Low 0 0.8 V Input voltage High Vob-1.0 Vob V Input current 2 100k (nom) pull-down resistor EXT/INT 2 100k (nom) pull-down resistor Input voltage Low 0 0.8 V Input voltage High Vob-1.0 Vob V Input voltage High Vob-1.0 Vob V Input current Low -10 +10 μA Vin = Vss
Capacitor tolerance -10% +10% Effective series resistance 5 Ω 1MHz DATA I/O and SYNC I/O 9 & 10 VDD-1.0 4.5 VIOH IOH = -1.2mA Output voltage High 0.2 0.4 VIOH IOH IOH IOH IOH IOH IOH IOH IOH IOH
Effective series resistance 5
DATA I/O and SYNC I/O 9 & 10 Output voltage High V _{DD-1.0} Output voltage Low 0.2 Input voltage Low 0 Input voltage High V _{DD-1.0} Input current -30 EXT/INT 2 Input voltage Low 0 Input voltage Low 0 Input voltage Low 0 Input voltage High V _{DD-1.0} Input voltage High V _{DD-1.0} Input current Low -10 +10 μA V _{IN} = V _{SS}
Output voltage High Vob-1.0 4.5 Vob-1.2
Output voltage Low 0.2 0.4 V toL = 2.4mA Input voltage Low 0 0.8 V Input voltage High Vob-1.0 Vob V Input current -30 +30 μA V _{IN} = Vss or Vob EXT/INT 2 100k (nom) pull-down resistor Input voltage Low 0 0.8 V Input voltage High Vob-1.0 Vob V Input current Low -10 +10 μA V _{IN} = Vss
Input voltage Low
Input voltage High
Input current
EXT/INT 2 100k (nom) pull-down resistor Input voltage Low 0 0.8 V Input voltage High Vop-1.0 Vop V Input current Low -10 +10 μA ViN = Vss
Input voltage Low
Input voltage High
Input current Low -10 +10 μA V _{IN} = Vss
]
Input current High 22 50 220 μA V _{IN} = V _{DD}
AS 8 100k (nom) pull-down resistor
Input voltage Low 0 1.0 V
Input voltage High VDD-1.0 VDD V
Input current Low -10 +10 μA V _{IN} = Vss
Input current High 22 50 220 μA V _{IN} = V _{DD}
XTI Input 16
Input current Low -0.5 -5.0 -20 μA -0.3 <v iι="" iν<v="" max<="" td=""></v>
Input current High 0.5 5.0 20 μA V _I Hmin <v<sub>IN<(V_{DD} + 0.3)</v<sub>
XTO Output 15
Output voltage High Voo-1.0 4.5 V IoH = -1.0mA
Output voltage Low 0.2 0.4 V loL = 2.0mA
Frequency 27.750 MHz ±100ppm

198

3768522 0027442 **368**

ELECTRICAL CHARACTERISTICS (continued)

These characteristics are guaranteed over the following conditions (unless otherwise stated) T_{amb} = 0 to 70°C, V_{DD} = 5V \pm 10%

Characteristic	Pin	Value			11-14-		
Characteristic	F""	Min	Тур	Max Units		Conditions	
I2C bus							
SCL, SDA Schmitt inputs	11, 13					Not clamped when V _{DD} = 0V	
Input voltage Low		0		1.5	v		
Input voltage High		3.5		Vod	V		
Output voltage Low			0.1	0.4	ν	IoL = 3.0mA	
SCL clock frequency	11		100	1000	kHz		
DAV data available						100k (nom) pull-up resistor	
Output voltage low			0.2	0.4	·v	loн = 2.4mA	
RESET Schmitt input	1					100k (nom) pull-up resistor	
Input voltage Low		0		0.8	V		
Input voltage High		Vpp-1.0		Voo	V		
Input current Low		-22	-50	-220	μА	VIN = VSS	
Input current High		-10		+10	μА	VIN = VOD	

NOTE

Input voltage low and input voltage high for EXT/INT, AS and XTI are as specified for DATA I/O.

PIN DESCRIPTION						
Symbol	Pin	Pin Name and Description				
RESET	1	Active Low Reset. Includes a 100kΩ pull - up resistor				
EXT/INT	2	Control Pin for SYNC I/O and DATA I/O. Includes a 100kΩ pull - down resist When low or not connected, internal SYNC and DATA are used, pins 9 and 10 a outputs. When high, supply SYNC and DATA from an external source, pins 9 a 10 are inputs.				
BLC	3	Black level capacitor.				
WLC	4	White level capacitor.				
VIDEO	5	Input for composite video signal with negative going syncs				
GND	6	Ground 0 volts.				
TCR	7	Time constant resistor. Controlling discharge rate of black and white level capacitor voltages.				
AS	8	Address select for I ² C bus. [0010 0001] with AS set high, or [0010 0011] with AS set low. Includes 100k Ω pull - down resistor.				
DATA I/O	9	Data input/output.				
SYNC I/O	10	Sync input/output.				
SCL	11	I ² C bus serial clock.				
VDD	12	Positive supply voltage +5V ± 10%				
SDA	13	I ² C bus bi-directional data port.				
DAV	14	Active low open drain output data available signal to microprocessor. Includes 100kΩ pull - up resistor				
XTO	15	Crystal out, 27.75MHz fundamental crystal with on-chip 1MΩ resistor to XTI.				
XTI	16	Crystal input.				

CRYSTAL SPECIFICATION

Parallel resonant fundamental frequency 27.750000MHz. AT cut. Tolerance at -10°C to 60°C ± 50ppm.

Tolerance overall ± 100ppm.

Nominal load capacitance 20pF. Equivalent series resistance <20Ω.

FUNCTIONAL DESCRIPTION

The video signal is sliced to produce data and synchronising signals. Timing circuits monitor the sync signal to enable the MV1820 to lock onto the broadcast signal. A timing window, for the Vertical Blanking Interval (VBI) lines 6 - 22 and 318 - 335, is established to enable the acquisition circuit to monitor the sliced data signal for valid teletext data.

The framing code is checked for valid World System Teletext (WST) data. Magazine, packet and designation code bytes are checked and valid Broadcast Service Data Packets (BSDP) format two type only are accepted. These are known as packet 8/30. Format two is signalled by byte six, data bit two being set high and bits 3 and 4 set low. Bytes 13 to 25 inclusive are Hamming decoded (8,4) and stored in seven registers each of eight bits. If the complete message is correctly received with no uncorrectable Hamming errors, an interrupt to the microprocessor is signalled by the DAV (bar) pin going low. At the same time the data is transferred to a second bank of registers, reorganised with original numbered bytes 14, 15, 24, 25 and 13 placed after byte 23, to be read out on the I2C bus when so requested. Subsequent valid messages will continue to be transferred to the output registers overwriting any existing data. In this way the output registers always contain the latest PDC message.

The MV1820 is configured as an IPC bus slave transmitter with a selectable address. The IPC bus address is 0010 0001 (20 + 1 hex) with the address select (AS) pin set high, or 0010 0011 (22 + 1 hex) with the AS pin set low. The read bit (LSB) must always be set, it is not possible to write to the MV1820.

On recognising its address, the MV1820 will send an acknowledge and then transmit on the SDA line the first byte from the output registers (decoded byte 16 and 17) most

significant bit (MSB) first. It will then monitor the SDA line for an acknowledge from the microprocessor. If the microprocessor does NOT send an acknowledge, the MV1820 will release the data line to allow the microprocessor to send a stop condition. If the microprocessor does send an acknowledge, the following bytes of the message will be output provided each byte is acknowledged. The final data will be byte 13 followed by the four '1's.

When readout is complete, the DAV (bar) pin is reset high and the output registers are all set high. If the microprocessor continues to send clocks on the SCL line, the MV1820 will output FF bytes on the SDA line. Also, if the MV1820 is readdressed before another PDC message is received, the MV1820 will output FF bytes on the SDA line. The microprocessor can prematurely stop the message by NOT sending an Acknowledge followed by a STOP condition after any byte has been sent by the MV1820. The registers will then be reset to FF bytes and the DAV pin will be reset high.

To prevent any corruption of the data in the output registers during I²C bus activity, valid PDC messages are held in the incoming registers until I²C bus activity ceases. Here they may be overwritten by new PDC messages until the I²C bus activity ceases and they can then be transferred to the output registers.

System clock is provided by an on - chip 27.75MHz oscillator together with an external parallel resonant fundamental frequency AT cut crystal.

Following a reset, RESET pulled low, the output I²C bus registers will contain FF bytes and the DAV pin will be set high. When the power supply is removed, the I²C bus will not be clamped to ground, leaving it free for other I²C bus traffic.




Fig.3 Typical application diagram

200

■ 3768522 0027444 130 ■

ORDER OF DATA OUTPUT ON THE I2C BUS

Bit Ord	er	EBU Nu	mbering	Bit	Value	VPS Equivalenc
yte 1	bit 7	byte 16	bit 0 - CNI b9		reserved	[byte 11
	bit 6		bit 1 - CNI b10	64	network (or programme provider	
	bit 5		bit 2 - PIL b1	16		1
	bit 4		bit 3 - PIL b2	8		1
	bit 3	byte 17	bit 0 - PIL b3	4	day	t
	bit 2		bit 1 - PIL b4	2		i
	bit 1		bit 2 - PIL b5	1	_	1
	_bit 0		bit 3 - PIL b6	8		. [
oyte 2	bit 7	byte 18	bit 0 - PIL b7	4		[byte 12
	bit 6		bit 1 - PIL b8	2	month	1
	bit 5		bit 2 - PIL b9	1	_	1
	bit 4		bit 3 - PIL b10	16		l
	bit 3	byte 19	bit 0 - PIL b11	8		l
	bit 2		bit 1 - PIL b12	4	hour	ı
	bit 1		bit 2 - PIL b13	2		1
	bit 0		_bit 3 - PIL b14	1		, [
byte 3	bit 7	byte 20	bit 0 - PIL b15	32		[byte 13
	bit 6		bit 1 - PIL b16	16		1
	bit 5		bit 2 - PIL b17	8		1
	bit 4		bit 3 - PIL b18	4	minute	l l
	bit 3	byte 21	bit 0 - PIL b19	2		t .
	bit 2		bit 1 - PIL b20	1	_	1
	bit 1		bit 2 - CNI 65	8		ı
	_bit 0		_bit 3 - CNI b6	4		. [
byte 4	bit 7	byte 22	bit 0 - CNI b7	2	Country	[byte 14
	bit 6		bit 1 - CNI 68	1		I .
	bit 5		bit 2 - CNI b11	32		1
	bit 4		bit 3 - CNI b12	16		1
	bit 3	byte 23	bit 0 - CNI b13	8	network (or programme provide	r) l
	bit 2		bit 1 - CNI b14	4		1
	bit 1		bit 2 - CNI b15	2		Į
	bit 0		_bit 3 - CNI b16	<u>1</u>		. i
byte 5	bit 7	byte 14	bit 0 - PCS b1	2	status (define the analog sound	[byte 5
	bit 6		bit 1 - PCS b2	1	transmission system)	i .
	bit 5		bit 2 - unallocated			1
	bit 4		bit 3 - unallocated		_	•
	bit 3	byte 15	bit 0 - CNI b1	128	3	1
	bit 2		bit 1 - CNI b2	64		1
	bit 1		bit 2 - CNI b3	32	country	1
	bit 0		_bit 3 - CNI b4	16		_ [
byte 6	bit 7	byte 24	bit 0 - PTY b1	128	3	(byte 15
	bit 6		bit 1 - PTY b2	64		1
	bit 5		bit 2 - PTY b3	32		l
	bit 4		bit 3 - PTY b4	16	programme type	1
	bit 3	byte 25	bit 0 - PTY b5	8		1
	bit 2		bit 1 - PTY b6	4		1
	bit 1		bit 2 - PTY b7	2		ł
	bit 0		_bit 3 - PTY b8	1		_ [
byte 7	bit 7	byte 13	bit 0 - LCI b1	2	Label Channel Identifier	-
	bit 6		bit 1 - LCI b2	1	_Interleave up to four PIL messa	ges
	bit 5		bit 2 - LUF	1	_Label Update Flag (LUF)	
	bit 4		bit 3 - unallocated			
	bit 3		-set to 1			
	bit 2		-set to 1		NOTE: Data is output on the	
	bit 1		-set to 1		I ² C bus MSB first	
	bit 0		-set to 1			