Octal D-Type Flip-Flop with 3-State Outputs

With 5V-Tolerant Inputs

The MC74LVX374 is an advanced high speed CMOS octal D-type flip-flop with 3-state outputs. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

This 8-bit D-type flip-flop is controlled by a clock input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

- High Speed: $f_{max} = 160MHz$ (Typ) at $V_{CC} = 3.3V$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max) at $T_A = 25$ °C
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: $V_{OLP} = 0.8V$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V




Figure 1. 20-Lead Pinout (Top View)

MC74LVX374



LOW-VOLTAGE CMOS



20-LEAD SOIC PACKAGE CASE 751D-04



DT SUFFIX 20-LEAD TSSOP PACKAGE CASE 948E-02



M SUFFIX 20-LEAD SOIC EIAJ PACKAGE CASE 967-01

PIN NAMES

Pins	Function
OE	Output Enable Input
CP	Clock Pulse Input
D0-D7	Data Inputs
O0-O7	3–State Outputs




Figure 2. Logic Diagram

INPUTS		OUTPUTS		
OE	CP	Dn	On	OPERATING MODE
L L	↑	– h	L H	Load and Read Register
L	1	Х	NC	Hold and Read Register
Н	1	Х	Z	Hold and Disable Outputs
H H	↑	h	Z Z	Load Internal Register and Disable Outputs

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
V _{in}	DC Input Voltage	-0.5 to +7.0	V
V _{out}	DC Output Voltage	-0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current	-20	mA
I _{OK}	Output Diode Current	±20	mA
l _{out}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA
P _D	Power Dissipation	180	mW
T _{stg}	Storage Temperature	-65 to +150	°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	3.6	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	+85	°C
Δt/ΔV	Input Rise and Fall Time	0	100	ns/V

DC ELECTRICAL CHARACTERISTICS

			v _{cc}		T _A = 25°C	;	T _A = - 40	0 to 85°C	
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V _{IH}	High-Level Input Voltage		2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4		V
V _{IL}	Low-Level Input Voltage		2.0 3.0 3.6			0.5 0.8 0.8		0.5 0.8 0.8	V
V _{OH}	High–Level Output Voltage (V _{in} = V _{IH} or V _{IL})	$I_{OH} = -50\mu A$ $I_{OH} = -50\mu A$ $I_{OH} = -4mA$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
V _{OL}	Low-Level Output Voltage (V _{in} = V _{IH} or V _{IL})	$I_{OL} = 50\mu A$ $I_{OL} = 50\mu A$ $I_{OL} = 4mA$	2.0 3.0 3.0		0.0 0.0	0.1 0.1 0.36		0.1 0.1 0.44	V
I _{in}	Input Leakage Current	V _{in} = 5.5V or GND	3.6			±0.1		±1.0	μΑ
l _{OZ}	Maximum Three–State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	3.6			±0.25		±2.5	μА
I _{CC}	Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	3.6			4.0		40.0	μА

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ns}$)

					T _A = 25°C			T _A = - 40 to 85°C		
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit	
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	V _{CC} = 2.7V	$C_L = 15pF$ $C_L = 50pF$	60 45	115 60		50 40		MHz	
		$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$	100 60	160 95		85 55			
t _{PLH} , t _{PHL}	Propagation Delay CP to O	V _{CC} = 2.7V	$C_L = 15pF$ $C_L = 50pF$		8.5 11.0	16.3 19.8	1.0 1.0	19.5 23.0	ns	
		$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		6.7 9.2	10.6 14.1	1.0 1.0	12.5 16.0		
t _{PZL} , t _{PZH}	Output Enable Time OE to O	$V_{CC} = 2.7V$ $R_L = 1k\Omega$			7.6 10.1	14.5 18.0	1.0 1.0	17.5 21.0	ns	
		$V_{CC} = 3.3 \pm 0.3V$ $R_L = 1k\Omega$	$C_L = 15pF$ $C_L = 50pF$		5.9 8.4	9.3 12.8	1.0 1.0	11.0 14.5		
t _{PLZ} , t _{PHZ}	Output Disable Time OE to O	$V_{CC} = 2.7V$ $R_L = 1k\Omega$	C _L = 50pF		11.5	18.5	1.0	22.0	ns	
		$V_{CC} = 3.3 \pm 0.3V$ $R_L = 1k\Omega$	C _L = 50pF		9.6	13.2	1.0	15.0		
t _{OSHL} t _{OSLH}	Output-to-Output Skew (Note 1.)	$V_{CC} = 2.7V$ $V_{CC} = 3.3 \pm 0.3V$				1.5 1.5		1.5 1.5	ns	

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

			T _A = 25°C		T _A = - 40 to 85°C		
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
C _{in}	Input Capacitance		4	10		10	pF
C _{out}	Maximum Three–State Output Capacitance		6				pF
C _{PD}	Power Dissipation Capacitance (Note 2.)		32				pF

C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
 Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/8 (per flip–flop). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 3.3$ V, Measured in SOIC Package)


		T _A = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.5	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.5	-0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		2.0	V
V_{ILD}	Maximum Low Level Dynamic Input Voltage		0.8	V


TIMING REQUIREMENTS (Input $t_f = t_f = 3.0 \text{ns}$)

			T _A =	: 25°C	T _A = -40 to 85°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
t _w	Minimum Pulse Width, CP	$V_{CC} = 2.7V$ $V_{CC} = 3.3 \pm 0.3V$		7.5 5.0	8.0 5.5	ns
t _{su}	Minimum Setup Time, D to CP	$V_{CC} = 2.7V$ $V_{CC} = 3.3 \pm 0.3V$		6.5 4.5	6.5 4.5	ns
t _h	Minimum Hold Time, D to CP	$V_{CC} = 2.7V$ $V_{CC} = 3.3 \pm 0.3V$		2.0 2.0	2.0 2.0	ns

SWITCHING WAVEFORMS V_{CC} ΟE V_{CC} 50% - GND CP t_{PZL} t_{PLZ} GND HIGH **IMPEDANCE** 50% V_{CC} 0 $1/f_{\text{max}}$ V_{OL} +0.3V t_{PLH} t_{PHL} t_{PZH} t_{PHZ} V_{OH} -0.3V 0 50% V_{CC} 0 50% V_{CC} HIGH **IMPEDANCE** Figure 3. Figure 4. VALID V_{CC}

TEST CIRCUITS





 $\begin{array}{c|c} & \text{TEST POINT} \\ \hline \\ \text{DEVICE} \\ \text{UNDER} \\ \text{TEST} \end{array} \begin{array}{c|c} \text{OUTPUT} & \text{1 k}\Omega \\ \hline \\ \text{C_{L}^{\star}} \end{array} \begin{array}{c} \text{CONNECT TO V_{CC} WHEN} \\ \text{TESTING t_{PLZ} AND t_{PZL}.} \\ \text{CONNECT TO GND WHEN} \\ \text{TESTING t_{PHZ} AND t_{PZH}.} \end{array}$

*Includes all probe and jig capacitance


Figure 6. Propagation Delay Test Circuit

Figure 7. Three-State Test Circuit

OUTLINE DIMENSIONS

DW SUFFIX


PLASTIC SOIC PACKAGE CASE 751D-04 ISSUE E



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	12.65	12.95	0.499	0.510		
В	7.40	7.60	0.292	0.299		
С	2.35	2.65	0.093	0.104		
D	0.35	0.49	0.014	0.019		
F	0.50	0.90	0.020	0.035		
G	1.27	BSC	0.050	BSC		
J	0.25	0.32	0.010	0.012		
K	0.10	0.25	0.004	0.009		
M	0 °	7°	0 °	7°		
Р	10.05	10.55	0.395	0.415		
R	0.25	0.75	0.010	0.029		

DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948E-02 ISSUE A



- OTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
- PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
 PER SIDE.


 5. DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
- MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	6.40	6.60	0.252	0.260			
В	4.30	4.50	0.169	0.177			
С		1.20		0.047			
D	0.05	0.15	0.002	0.006			
F	0.50	0.75	0.020	0.030			
G	0.65	BSC	0.026 BSC				
Н	0.27	0.37	0.011	0.015			
J	0.09	0.20	0.004	0.008			
J1	0.09	0.16	0.004	0.006			
K	0.19	0.30	0.007	0.012			
K1	0.19	0.25	0.007	0.010			
L	6.40 BSC		0.252 BSC				
M	0°	8°	0°	8°			

OUTLINE DIMENSIONS

M SUFFIX PLASTIC SOIC EIAJ PACKAGE CASE 967-01 ISSUE O







- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 - PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
 PER SIDE.
 TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT
 INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
 TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATED ON THE LOWER
 RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD
 TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		0.81		0.032

MC74I VX374

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.