

## 16-bit Microcontroller

CMOS

# F<sup>2</sup>MC-16LX MB90925 Series

## MB90F927/F927S/V925-101/V925-102

### ■ DESCRIPTION

MB90925 series is a 16-bit general-purpose high-capacity microcontroller designed for vehicle meter control applications etc.

The instruction set retains the same AT architecture as F<sup>2</sup>MC-8L and F<sup>2</sup>MC-16L series, with further refinements including high-level language instructions, expanded addressing mode, enhanced signed multiplication and division computation and bit processing.

In addition, a 32-bit accumulator is built in to enable long word processing.

Note : F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### ■ FEATURES

- Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by 2 on oscillation clock and multiplication of 1 to 4 times of oscillation clock(for 4 MHz oscillation clock, 4 MHz to 16 MHz).

Operation by sub clock(up to 50 kHz : 100 kHz oscillation clock divided by 2).

(Continued)

Be sure to refer to the “Check Sheet” for the latest cautions on development.

“Check Sheet” is seen at the following support page

URL : <http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

“Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system development.

# MB90925 Series

- 16-bit input capture (4 channels)  
Detects rising, falling, or both edges.  
16-bit capture register  $\times$  4  
Pin input edge detection latches the 16-bit free-run timer counter value, and generates an interrupt request.
- 16-bit reload timer (2 channels)  
16-bit reload timer operation (select toggle output or one-shot output)  
Event count function selection provided
- Real Time watch timer (main clock)  
Operates directly from oscillator clock.  
Interrupt can be generated by second/minute/hour/date counter overflow.
- 16-bit PPG (3 channels)  
Output pins (3 channels) , external trigger input pin (1 channel)  
Output clock frequencies :  $f_{CP}$ ,  $f_{CP}/2^2$ ,  $f_{CP}/2^4$ ,  $f_{CP}/2^6$
- Delay interrupt  
Generates interrupt for task switching.  
Interrupts to CPU can be generated/deleted by software setting.
- External interrupts (8 channels)  
8-channel independent operation  
Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.
- A/D converter  
10-bit or 8-bit resolution  $\times$  8 channels (input multiplexed)  
Conversion time :  $2.6\mu s$  (at  $f_{CP} = 16$  MHz)  
External trigger startup available (P50/INT0/ADTG)  
Internal timer startup available (16-bit reload timer 1)
- UART(LIN/SCI) (2 channels)  
Equipped with full duplex double buffer  
Clock-asynchronous or clock-synchronous serial transfer is available
- SIO (1 channel)  
Clock synchronized data transmission.  
LSB-first or MSB-first data transfer selection is available.
- CAN interface  
Conforms to CAN specifications version 2.0 Part A and B.  
Automatic resend in case of error.  
Automatic transfer in response to remote frame.  
16 prioritized message buffers for data and ID  
Multiple message support  
Receiving filter has flexible configuration : Full bit compare/full bit mask/two partial bit masks  
Supports up to 1 Mbps  
CAN WAKEUP function (connects RX internally to INT0)
- LCD controller/driver (32 segment  $\times$  4 common)  
Segment driver and command driver with direct LCD panel (display) drive capability
- Low voltage/Program looping detect reset  
Automatic reset when low voltage is detected  
Program looping detection function

(Continued)

(Continued)


- Stepping motor controller (4 channels)  
High current output for each channel × 4  
Synchronized 8/10-bit PWM for each channel × 2
- Sound generator  
8-bit PWM signal mixed with tone frequency from 8-bit reload counter.  
PWM frequencies : 62.5 kHz, 31.2 kHz, 15.6 kHz, 7.8 kHz (at  $f_{CP} = 16$  MHz)  
Tone frequencies : 1/2 PWM frequency, divided by (reload frequency +1)
- Input/output ports  
General-purpose input/output port (CMOS output)
  - 70 ports (dual clock system)
  - 72 ports (single clock system)
- Input level select function for port  
Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- Flash memory security function  
Protect the content of Flash memory (Flash memory product only)

# MB90925 Series


## ■ PRODUCT LINEUP

Parameter	Part number	MB90F927	MB90F927S	MB90V925-101	MB90V925-102			
Type		Flash memory product			Evaluation product			
CPU		F <sup>2</sup> MC-16LX CPU						
System clock		PLL clock multiplier circuit ( $\times 1$ , $\times 2$ , $\times 3$ , $\times 4$ , 1/2 when PLL stopped) Minimum instruction execution time 62.5 ns (with 4 MHz oscillation clock $\times 4$ )						
Sub clock pin (X0A, X1A)		Yes	No	Yes				
ROM		Flash memory 64 Kbytes		External				
RAM		4 Kbytes		13.5 Kbytes				
I/O port		70 ports	72 ports	70 ports				
SIO		1 channel						
LCD segment		32						
UART		UART(LIN/SCI) 2 channels						
CAN interface		1 channel						
16-bit input capture		4 channels						
16-bit reload timer		2 channels						
16-bit free-run timer		1 channel						
Real time watch timer		1 channel						
16-bit PPG		3 channels						
External interrupt		8 channels						
8/10-bit A/D converter		8 channels						
LVD/CPU loop reset		Yes			No			
Stepping motor controller		4 channels						
Sound generator		1 channel						
Flash memory security		Yes			No			
Operation voltage		3.7 V to 5.5 V		4.5 V to 5.5 V				
Packages		QFP-100, LQFP-100		PGA-299				

## ■ PIN ASSIGNMENTS



# MB90925 Series



# MB90925 Series

## ■ PIN DESCRIPTIONS

Pin no.		Pin name	I/O circuit type <sup>*3</sup>	Function
LQFP <sup>*1</sup>	QFP <sup>*2</sup>			
80	82	X0	A	High speed oscillator input pin
81	83	X1		High speed oscillator output pin
78	80	P92	G	General-purpose I/O port
		X0A	A	Low speed oscillator input pin. If no oscillator is connected, apply pull-down processing.
77	79	P93	G	General-purpose I/O port
		X1A	A	Low speed oscillator output pin. If no oscillator is connected, leave open.
75	77	$\overline{RST}$	B	Reset input pin
83	85	P00	J	General-purpose input/output port
		SIN0		UART ch.0 serial data input pin
		INT4		INT4 external interrupt input pin
		SEG24		LCD controller/driver segment output
84	86	P01	E	General-purpose input/output port
		SOT0		UART ch.0 serial data output pin
		INT5		INT5 external interrupt input pin
		SEG25		LCD controller/driver segment output
85	87	P02	E	General-purpose input/output port
		SCK0		UART ch.0 serial clock input/output pin
		INT6		INT6 external interrupt input pin
		SEG26		LCD controller/driver segment output
86	88	P03	J	General-purpose input/output port
		SIN1		UART ch.1 serial data input pin
		INT7		INT7 external interrupt input pin
		SEG27		LCD controller/driver segment output
87	89	P04	E	General-purpose input/output port
		SOT1		UART ch.1 serial data output pin
		SEG28		LCD controller/driver segment output
88	90	P05	E	General-purpose input/output port
		SCK1		UART ch.1 serial clock input/output pin
		TRG		16-bit PPG ch.0 to ch.2 external trigger input pin
		SEG29		LCD controller/driver segment output

(Continued)

# MB90925 Series

Pin no.		Pin name	I/O circuit type <sup>*3</sup>	Function
LQFP <sup>*1</sup>	QFP <sup>*2</sup>			
89	91	P06	E	General-purpose input/output port
		PPG0		16-bit PPG ch.0 output pin
		TOT1		16-bit reload timer ch.1 TOT output pin
		SEG30		LCD controller/driver segment output
90	92	P07	E	General-purpose input/output port
		PPG1		16-bit PPG ch.1 output pin
		TIN1		16-bit reload timer ch.1 TIN output pin
		SEG31		LCD controller/driver segment output
91	93	P10	G	General-purpose input/output port
		PPG2		16-bit PPG ch.2 output pin
92	94	P11	G	General-purpose input/output port
		TOT0		16-bit reload timer ch.0 TOT output pin
93	95	P12	G	General-purpose input/output port
		TIN0		16-bit reload timer ch.0 TIN output pin
		IN3		Input capture ch.3 trigger input pin
94 to 96	96 to 98	P13 to P15	G	General-purpose input/output port
		IN2 to IN0		Input capture ch.2 to ch.0 trigger input pins
97 to 100	99, 100, 1, 2	COM0 to COM3	I	LCD controller/driver common output pins
1 to 6	3 to 8	P22 to P27	E	General-purpose input/output ports
		SEG0 to SEG5		LCD controller/driver segment output pins
7, 8, 10 to 15	9, 10, 12 to 17	P30 to P37	E	General-purpose input/output port
		SEG6 to SEG13		LCD controller/driver segment output pins
16 to 20, 22 to 24	18 to 22, 24 to 26	P40 to P47	E	General-purpose input/output port
		SEG14 to SEG21		LCD controller/driver segment output pins
26, 27	28, 29	P90, P91	E	General-purpose input/output port
		SEG22, SEG23		LCD controller/driver segment output pins
34	36	P50	G	General-purpose input/output port
		INT0		INT0 external interrupt input pin
		ADTG		A/D converter external trigger input pin

(Continued)

# MB90925 Series

Pin no.		Pin name	I/O circuit type <sup>*3</sup>	Function
LQFP <sup>*1</sup>	QFP <sup>*2</sup>			
36 to 39, 41 to 44	38 to 41, 43 to 46	P60 to P67 AN0 to AN7	F	General-purpose input/output port A/D converter input pins
45	47	P51	K	General-purpose input/output port
		INT1		INT1 external interrupt input pin
		SI		SIO data input pin
46	48	P52	G	General-purpose input/output port
		INT2		INT2 external interrupt input pin
		SO		SIO data output pin
50	52	P53	G	General-purpose input/output port
		INT3		INT3 external interrupt input pin
		SCK		SIO clock input/output pin
52 to 55	54 to 57	P70 to P73	H	General-purpose input/output port
		PWM1P0, PWM1M0, PWM2P0, PWM2M0		Stepping motor controller ch.0 output pins
57 to 60	59 to 62	P74 to P77	H	General-purpose input/output port
		PWM1P1, PWM1M1, PWM2P1, PWM2M1		Stepping motor controller ch.1 output pins
62 to 65	64 to 67	P80 to P83	H	General-purpose input/output port
		PWM1P2, PWM1M2, PWM2P2, PWM2M2		Stepping motor controller ch.2 output pins
67 to 70	69 to 72	P84 to P87	H	General-purpose input/output port
		PWM1P3, PWM1M3, PWM2P3, PWM2M3		Stepping motor controller ch.3 output pins
72	74	P54	G	General-purpose input/output port
		TX0		CAN interface 0 TX output pin
73	75	P55	G	General-purpose output port
		RX0		CAN interface 0 RX input pin

(Continued)

# MB90925 Series

(Continued)

Pin no.		Pin name	I/O circuit type <sup>*3</sup>	Function
LQFP <sup>*1</sup>	QFP <sup>*2</sup>			
74	76	P56	G	General-purpose input/output port
		SGO		Sound generator SGO output pin
		FRCK		Free-run timer clock input pin
76	78	P57	G	General-purpose input/output port
		SGA		Sound generator SGA output pin
28 to 31	30 to 33	V0 to V3	—	LCD controller /driver reference power supply pins
56, 66	58, 68	DV <sub>CC</sub>	—	Power supply input pins dedicated for high current output buffer (pin numbers 54 to 57, 59 to 62, 64 to 67, 69 to 72) .
51, 61, 71	53, 63, 73	DV <sub>SS</sub>	—	Power supply GND pins dedicated for high current output buffer (pin numbers 54 to 57, 59 to 62, 64 to 67, 69 to 72) .
32	34	AV <sub>CC</sub>	—	A/D converter dedicated power supply input pin
35	37	AV <sub>SS</sub>	—	A/D converter dedicated power supply GND pin
33	35	AVRH	—	A/D converter Vref + input pin
47, 48	49, 50	MD0, MD1	C	Test mode input pins. Connect to V <sub>CC</sub> .
49	51	MD2	C/D <sup>*4</sup>	Test mode input pin. Connect to V <sub>SS</sub> .
25	27	C	—	External capacitor pin. Connect an 0.1 µF capacitor between this pin and V <sub>SS</sub> .
21, 82	23, 84	V <sub>CC</sub>	—	Power supply input pins
9, 40, 79	11, 42, 81	V <sub>SS</sub>	—	Power supply GND pins

\*1: FPT-100P-M05

\*2: FPT-100P-M06

\*3: For the I/O circuit type, refer to “■ I/O CIRCUIT TYPE”

\*4: Type C in MB90F927 and MB90F927S, type D in MB90V925-101 and MB90V925-102.

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		<ul style="list-style-type: none"> <li>High-speed oscillation pin Oscillation feedback resistance : approx. <math>1\text{ M}\Omega</math> (X0, X1 : MAIN)</li> <li>Low-speed oscillation pin Oscillation feedback resistance : approx. <math>10\text{ M}\Omega</math> (X0A, X1A : SUB)</li> </ul>
B		Input dedicated pin (with pull-up resistance) <ul style="list-style-type: none"> <li>Pull-up resistance attached : approx. <math>50\text{ k}\Omega</math></li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8\text{V}_{cc}/0.2\text{V}_{cc}</math>)</li> </ul>
C		Input dedicated pin Hysteresis input ( $V_{IH}/V_{IL} = 0.8\text{V}_{cc}/0.2\text{V}_{cc}$ )
D		Input dedicated pin (with pull-down resistance) <ul style="list-style-type: none"> <li>Pull-down resistance attached : approx. <math>50\text{ k}\Omega</math></li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8\text{V}_{cc}/0.2\text{V}_{cc}</math>)</li> </ul>
E		LCD output common general-purpose port <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4\text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8\text{V}_{cc}/0.2\text{V}_{cc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8\text{V}_{cc}/0.5\text{V}_{cc}</math>)</li> </ul>

(Continued)

# MB90925 Series

Type	Circuit	Remarks
F	<p>Pout Nout Analog input Hysteresis input Standby control signal or Analog input enable signal Automotive input Standby control signal or Analog input enable signal</p>	A/D converter input common general-purpose port <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.2V_{cc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.5V_{cc}</math>)</li> </ul>
G	<p>Pout Nout Hysteresis input Standby control signal Automotive input Standby control signal</p>	General-purpose port <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.2V_{cc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.5V_{cc}</math>)</li> </ul>
H	<p>Pout high current output Nout high current output Hysteresis input Standby control signal Automotive input Standby control signal</p>	High current output common general-purpose port <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 30 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.2V_{cc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.5V_{cc}</math>)</li> </ul>

(Continued)

(Continued)

Type	Circuit	Remarks
I	<p>P-ch N-ch</p> <p>LCDC output</p>	LCDC output pin (COM pin)
J	<p>Pout Nout</p> <p>LCDC output</p> <p>Hysteresis input Standby control signal or LCDC output enable signal</p> <p>Automotive input Standby control signal or LCDC output enable signal</p> <p>CMOS input (SIN) Standby control signal or LCDC output enable signal</p>	LCDC output common general-purpose port (serial input) <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.2V_{cc}</math>)</li> <li>CMOS input (SIN) (<math>V_{IH}/V_{IL} = 0.7V_{cc}/0.3V_{cc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.5V_{cc}</math>)</li> </ul>
K	<p>Pout Nout</p> <p>LCDC output</p> <p>Hysteresis input Standby control signal</p> <p>Automotive input Standby control signal</p> <p>CMOS input (SIN) Standby control signal</p>	General-purpose port (serial input) <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.2V_{cc}</math>)</li> <li>CMOS input (SIN) (<math>V_{IH}/V_{IL} = 0.7V_{cc}/0.3V_{cc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8V_{cc}/0.5V_{cc}</math>)</li> </ul>

# MB90925 Series

## ■ HANDLING DEVICES

- Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than  $V_{CC}$  or lower than  $V_{SS}$  are applied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between  $V_{CC}$  and  $V_{SS}$  exceeds the rated voltage level. In a latch-up condition, the power supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also care must be taken when the analog system power supply is switched on or off to ensure that the analog power supply ( $AV_{CC}$ ,  $AV_{RH}$ ) , the analog input voltages and the power supply voltage for the high current output buffer pins ( $DV_{CC}$ ) do not exceed the digital power supply voltage ( $V_{CC}$ ) .

Once the digital power supply voltage ( $V_{CC}$ ) has been disconnected, the analog power supply ( $AV_{CC}$ ,  $AV_{RH}$ ) and the power supply voltage for the high current output buffer pins ( $DV_{CC}$ ) may be turned on in any sequence.

- Stable supply voltage

Even within the warranted operating range of  $V_{CC}$  power supply voltage, rapid fluctuations in the power supply voltage can cause malfunctions. The recommended stability for ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) should be within 10% of the standard  $V_{CC}$  value, and voltage fluctuations that occur during switching of power supplies etc. should be limited to transient fluctuation rates of 0.1 V/ms or less.

- Notes on energization Power-on procedures

In order to prevent the built-in step-down circuits from malfunctioning, the voltage rising time (0.2 V to 2.7 V) during power-on should be attained within 50  $\mu$ s.

- Treatment of unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k $\Omega$ .


Any unused input/output pins should be left open in output status, or if found set to input status, they should be treated in the same way as input pins.

- Treatment of A/D converter power supply pins

Even if the A/D converter is not used, pins should be connected so that  $AV_{CC} = V_{CC}$ , and  $AV_{SS} = AV_{RH} = V_{SS}$ .

- Notes on Using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Also, when an external clock is used, it should drive only the X0 pin and the X1 pin should be left open, as shown below.




Sample external clock connection

- **Power supply pins**

Devices are designed to prevent problems such as latch-up when multiple  $V_{CC}$  and  $V_{SS}$  pins are used, by providing internal connections between pins having the same potential. However, in order to reduce unwanted radiation, to prevent abnormal operation of strobe signals due to rise in ground level, and to maintain total output current ratings, all  $V_{CC}$  and  $V_{SS}$  pins should always be connected externally to power supplies and ground respectively.

As shown in the figure below, all  $V_{CC}$  pins must have the same potential and all  $V_{SS}$  pins must be at the same potential. If there are multiple  $V_{CC}$  or  $V_{SS}$  systems, the device will not operate properly even within the warranted operating range.



In addition, care must be given to connecting the  $V_{CC}$  and  $V_{SS}$  pins of this device to the current supply source with as low impedance as possible. It is recommended that a  $1.0 \mu F$  bypass capacitor be connected between the  $V_{CC}$  and  $V_{SS}$  pins as close to the pins as possible.

- **Turning-on sequence of power supply to A/D converter and analog inputs**

The A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ) and analog inputs (AN0 to AN7) must be applied after the digital power supply ( $V_{CC}$ ) is switched on. When power is shut off, the A/D converter power supply and analog inputs must be cut off before the digital power supply is switched off ( $V_{CC}$ ). In both power-on and power-off, care should be taken that  $AV_{RH}$  does not exceed  $AV_{CC}$ . Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed  $AV_{CC}$ .

- **Handling the power supply for high-current output buffer pins ( $DV_{CC}$ ,  $DV_{SS}$ )**

Always apply power supply to high-current output buffer pins ( $DV_{CC}$ ,  $DV_{SS}$ ) after the digital power supply ( $V_{CC}$ ) is turned on. Also when switching the power off, always shut off the power supply to the high-current output buffer pins ( $DV_{CC}$ ,  $DV_{SS}$ ) before switching off the digital power supply ( $V_{CC}$ ). There is no problem if the high-current output buffer pins and digital power supplies are turned off and on at the same time.

Even when the high-current output buffer pins are used as general-purpose ports, the power supply for high current output buffer pins ( $DV_{CC}$ ,  $DV_{SS}$ ) should be applied to these pins.

- **Pull-up/pull-down resistor**

MB90925 series does not support internal pull-up/pull-down resistor. If necessary, use external components.

# MB90925 Series


- **Precautions for when not using a sub clock signal**

If the X0A and X1A pins are not connected to an oscillator, apply pull-down treatment to the X0A pin and leave the X1A pin open.

- **Notes on operation when external clock is stopped**


When there is no external oscillator or external clock input is stopped, performance of the operation by MB90925 series the internal oscillation circuit cannot be guaranteed.

## ■ BLOCK DIAGRAM



# MB90925 Series

## ■ MEMORY MAP



Part number	Address #1	Address #2
MB90F927/MB90F927S	FF0000H	001100H
MB90V925-101/MB90V925-102	F80000H	003700H

Note : To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bit address for the FF bank will be assigned to the same address, so that tables in ROM can be referenced without declaring a "far" indication with the pointer. For example when accessing the address 00C000H, the actual access is to address FFC000H in ROM. Here the FF bank ROM area exceeds 48 Kbytes, so that it is not possible to see the entire area in the 00 bank image. Therefore because the ROM data from FF4000H to FFFFFFFH will appear in the image from 004000H to 00FFFFH, it is recommended that the ROM data table be stored in the area from FF4000H to FFFFFFFH.

# MB90925 Series

## ■ I/O MAP

- Other than CAN Interface

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000 <sub>H</sub>	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXX <sub>B</sub>
000001 <sub>H</sub>	Port 1 data register	PDR1	R/W	Port 1	- - XXXXXXB
000002 <sub>H</sub>	Port 2 data register	PDR2	R/W	Port 2	XXXXXX - -B
000003 <sub>H</sub>	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXX <sub>B</sub>
000004 <sub>H</sub>	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXX <sub>B</sub>
000007 <sub>H</sub>	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXX <sub>B</sub>
000008 <sub>H</sub>	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXX <sub>B</sub>
000009 <sub>H</sub>	Port 9 data register	PDR9	R/W	Port 9	- - - -XXXXB
00000A <sub>H</sub> to 00000F <sub>H</sub>	(Disabled)				
000010 <sub>H</sub>	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
000011 <sub>H</sub>	Port 1 direction register	DDR1	R/W	Port 1	- - 0 0 0 0 0 0 <sub>B</sub>
000012 <sub>H</sub>	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 - -B*
000013 <sub>H</sub>	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0B*
000014 <sub>H</sub>	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
000015 <sub>H</sub>	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
000016 <sub>H</sub>	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 <sub>B</sub>
000017 <sub>H</sub>	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 <sub>B</sub>
000018 <sub>H</sub>	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 <sub>B</sub>
000019 <sub>H</sub>	Port 9 direction register	DDR9	R/W	Port 9	- - - - 0 0 0 0 <sub>B</sub>
00001A <sub>H</sub>	Analog input enable	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 <sub>B</sub>
00001B <sub>H</sub> to 00001F <sub>H</sub>	(Disabled)				
000020 <sub>H</sub>	A/D control status register lower	ADCS0	R/W	8/10-bit A/D converter	0 0 0 - - - 0 <sub>B</sub>
000021 <sub>H</sub>	A/D control status register higher	ADCS1	R/W		0 0 0 0 0 0 - B
000022 <sub>H</sub>	A/D data register lower	ADCR0	R		0 0 0 0 0 0 0 <sub>B</sub>
000023 <sub>H</sub>	A/D data register higher	ADCR1	R		- - - - - 0 0 <sub>B</sub>
000024 <sub>H</sub>	Compare clear register	CPCLR	R/W	16-bit free-run timer	XXXXXXXXX <sub>B</sub>
000025 <sub>H</sub>			R/W		XXXXXXXXX <sub>B</sub>
000026 <sub>H</sub>	Timer data register	TCDT	R/W		0 0 0 0 0 0 0 <sub>B</sub>
000027 <sub>H</sub>			R/W		0 0 0 0 0 0 0 <sub>B</sub>
000028 <sub>H</sub>	Timer control status register lower	TCCSL	R/W		0 0 0 0 0 0 0 <sub>B</sub>
000029 <sub>H</sub>	Timer control status register higher	TCCSH	R/W		0 1 - 0 0 0 0 0 <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
00002A <sub>H</sub>	PPG0 control status register lower	PCNTL0	R/W	16-bit PPG0	0 0 0 0 0 0 0 0 <sub>B</sub>	
00002B <sub>H</sub>	PPG0 control status register higher	PCNTH0	R/W		0 0 0 0 0 0 0 1 <sub>B</sub>	
00002C <sub>H</sub>	PPG1 control status register lower	PCNTL1	R/W	16-bit PPG1	0 0 0 0 0 0 0 0 <sub>B</sub>	
00002D <sub>H</sub>	PPG1 control status register higher	PCNTH1	R/W		0 0 0 0 0 0 0 1 <sub>B</sub>	
00002E <sub>H</sub>	PPG2 control status register lower	PCNTL2	R/W	16-bit PPG2	0 0 0 0 0 0 0 0 <sub>B</sub>	
00002F <sub>H</sub>	PPG2 control status register higher	PCNTH2	R/W		0 0 0 0 0 0 0 1 <sub>B</sub>	
000030 <sub>H</sub>	External interrupt enable	ENIR	R/W	External interrupt	0 0 0 0 0 0 0 0 <sub>B</sub>	
000031 <sub>H</sub>	External interrupt request	EIRR	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000032 <sub>H</sub>	External interrupt level lower	ELVRL	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000033 <sub>H</sub>	External interrupt level higher	ELVRH	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000034 <sub>H</sub>	Serial mode register 0	SMR0	R/W	UART(LIN/SCI) 0	0 0 0 0 0 0 0 0 <sub>B</sub>	
000035 <sub>H</sub>	Serial control register 0	SCR0	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000036 <sub>H</sub>	Reception/transmission data register 0	RDR0/ TDR0	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000037 <sub>H</sub>	Serial status register 0	SSR0	R/W		0 0 0 1 0 0 0 0 <sub>B</sub>	
000038 <sub>H</sub>	Extended communication control register 0	ECCR0	R/W		0 0 0 0 0 XX <sub>B</sub>	
000039 <sub>H</sub>	Extended status control register	ESCR0	R/W		0 0 0 0 0 1 0 0 <sub>B</sub>	
00003A <sub>H</sub>	Baud rate generator register 00	BGR00	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00003B <sub>H</sub>	Baud rate generator register 01	BGR01	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00003C <sub>H</sub> , 00003D <sub>H</sub>	(Disabled)					
00003E <sub>H</sub>	CAN wake-up control register	CWUCR	R/W	CAN	- - - - - 0 <sub>B</sub>	
00003F <sub>H</sub>	(Disabled)					
000040 <sub>H</sub> to 00004F <sub>H</sub>	Area reserved for CAN interface 0					
000050 <sub>H</sub>	Timer control status register 0 lower	TMCSR0L	R/W	16-bit reload timer 0	0 0 0 0 0 0 0 0 <sub>B</sub>	
000051 <sub>H</sub>	Timer control status register 0 higher	TMCSR0H	R/W		- - 1 0 0 0 0 0 0 <sub>B</sub>	
000052 <sub>H</sub>	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXX <sub>B</sub>	
000053 <sub>H</sub>					XXXXXXX <sub>B</sub>	
000054 <sub>H</sub>	Timer control status register 1 lower	TMCSR1L	R/W	16-bit reload timer 1	0 0 0 0 0 0 0 0 <sub>B</sub>	
000055 <sub>H</sub>	Timer control status register 1 higher	TMCSR1H	R/W		- - 1 0 0 0 0 0 0 <sub>B</sub>	
000056 <sub>H</sub>	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXX <sub>B</sub>	
000057 <sub>H</sub>					XXXXXXX <sub>B</sub>	

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000058H	LCD output control register 1	LOCR1	R/W	LCD	1 1 1 1 1 1 1 1B	
000059H	LCD output control register 2	LOCR2	R/W		0 0 0 0 0 0 0 0B	
00005AH	Sound control register lower	SGCRL	R/W	Sound generator	0 0 0 0 0 0 0 0B	
00005BH	Sound control register higher	SGCRH	R/W		0 - - - 1 0 0B	
00005CH	Frequency data register	SGFR	R/W		XXXXXXXB	
00005DH	Amplitude data register	SGAR	R/W		0 0 0 0 0 0 0B	
00005EH	Decrement grade register	SGDR	R/W		XXXXXXXB	
00005FH	Tone count register	SGTR	R/W		XXXXXXXB	
000060H	Input capture register 0	IPCP0	R	Input capture 0/1	XXXXXXXXB	
000061H					XXXXXXXXB	
000062H	Input capture register 1	IPCP1	R		XXXXXXXXB	
000063H					XXXXXXXXB	
000064H	Input capture register 2	IPCP2	R	Input capture 2/3	XXXXXXXXB	
000065H					XXXXXXXXB	
000066H	Input capture register 3	IPCP3	R		XXXXXXXXB	
000067H					XXXXXXXXB	
000068H	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	0 0 0 0 0 0 0B	
000069H	Input capture edge register 0/1	ICE01	R/W	Input capture 0/1	XXX0X0XXB	
00006AH	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	0 0 0 0 0 0 0B	
00006BH	Input capture edge register 2/3	ICE23	R/W	Input capture 2/3	XXXXXXXXB	
00006CH	LCD control register lower	LCRL	R/W	LCD controller/ driver	0 0 0 1 0 0 0B	
00006DH	LCD control register higher	LCRH	R/W		0 0 0 0 0 0 0B	
00006EH	Low voltage/CPU operation detection reset control register	LVRC	R/W	Low voltage/CPU operation detection reset	0 0 1 1 0 0 0B	
00006FH	ROM mirror	ROMM	W	ROM mirror	XXXXXXXX1B	
000070H to 00007FH	(Disabled)					
000080H	PWM control register 0	PWC0	R/W	Stepping motor controller 0	0 0 0 0 0 - - 0B	
000081H	(Disabled)					
000082H	PWM control register 1	PWC1	R/W	Stepping motor controller 1	0 0 0 0 0 - - 0B	
000083H	(Disabled)					
000084H	PWM control register 2	PWC2	R/W	Stepping motor controller 2	0 0 0 0 0 - - 0B	
000085H	(Disabled)					
000086H	PWM control register 3	PWC3	R/W	Stepping motor controller 3	0 0 0 0 0 - - 0B	

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000087 <sub>H</sub> to 000089 <sub>H</sub>				(Disabled)	
00008A <sub>H</sub>	A/D setting register 0	ADSR0	R/W	A/D	0 0 0 0 0 0 0 0 <sub>B</sub>
00008B <sub>H</sub>	A/D setting register 1	ADSR1	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
00008C <sub>H</sub>	Port input level select 0	PIL0	R/W	Port Input Level Select	0 0 0 0 0 0 0 0 <sub>B</sub>
00008D <sub>H</sub>	Port input level select 1	PIL1	R/W		- - - 0 0 0 0 0 <sub>B</sub>
00008E <sub>H</sub> to 00009D <sub>H</sub>				(Disabled)	
00009E <sub>H</sub>	ROM correction control register	PACSR	R/W	Address match detection function	- - - - - 0 - 0 <sub>B</sub>
00009F <sub>H</sub>	Delay interrupt/release	DIRR	R/W	Delay interrupt	- - - - - 0 <sub>B</sub>
0000A0 <sub>H</sub>	Power saving mode	LPMCR	R/W	Power saving control circuit	0 0 0 1 1 0 0 0 <sub>B</sub>
0000A1 <sub>H</sub>	Clock select	CKSCR	R/W		1 1 1 1 1 1 0 0 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>				(Disabled)	
0000A8 <sub>H</sub>	Watchdog control	WDTC	R/W	Watchdog timer	XXXXX 1 1 1 <sub>B</sub>
0000A9 <sub>H</sub>	Time-base timer control register	TBTC	R/W	Time-base timer	1 - - 0 0 1 0 0 <sub>B</sub>
0000AA <sub>H</sub>	Watch timer control register	WTC	R/W	Watch timer (sub clock)	1 X 0 0 0 0 0 0 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>				(Disabled)	
0000AE <sub>H</sub>	Flash control register	FMCS	R/W	Flash memory interface	0 0 0 X 0 XX 0 <sub>B</sub>
0000AF <sub>H</sub>				(Disabled)	
0000B0 <sub>H</sub>	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
0000B1 <sub>H</sub>	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B2 <sub>H</sub>	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B3 <sub>H</sub>	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B4 <sub>H</sub>	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B5 <sub>H</sub>	Interrupt control register 05	ICR05	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
0000B6 <sub>H</sub>	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B7 <sub>H</sub>	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B8 <sub>H</sub>	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000B9 <sub>H</sub>	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000BA <sub>H</sub>	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000BB <sub>H</sub>	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
0000BC <sub>H</sub>	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
0000BD <sub>H</sub>	Interrupt control register 13	ICR13	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BE <sub>H</sub>	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BF <sub>H</sub>	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000C0 <sub>H</sub>	Serial mode control register (lower)	SMCSL	R/W		- - - 0 0 0 0 <sub>B</sub>	
0000C1 <sub>H</sub>	Serial mode control register (higher)	SMCSH	R/W		0 0 0 0 0 0 1 0 <sub>B</sub>	
0000C2 <sub>H</sub>	Serial data register	SDR	R/W		XXXXXX XX <sub>B</sub>	
0000C3 <sub>H</sub>	Communication prescaler control register	SDCR	R/W	Communication prescaler (SIO)	0 - - - 0 0 0 0 <sub>B</sub>	
0000C4 <sub>H</sub>	Serial mode register 1	SMR1	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
0000C5 <sub>H</sub>	Serial control register 1	SCR1	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
0000C6 <sub>H</sub>	Reception/transmission data register 1	RDR1/TDR1	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
0000C7 <sub>H</sub>	Serial status register 1	SSR1	R/W		0 0 0 0 1 0 0 0 <sub>B</sub>	
0000C8 <sub>H</sub>	Extended communication control register 1	ECCR1	R/W		0 0 0 0 0 0 X X <sub>B</sub>	
0000C9 <sub>H</sub>	Extended status control register 1	ESCR1	R/W		0 0 0 0 0 1 0 0 <sub>B</sub>	
0000CA <sub>H</sub>	Baud rate generator register 10	BGR10	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
0000CB <sub>H</sub>	Baud rate generator register 11	BGR11	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
0000CC <sub>H</sub>	Watch timer control register lower	WTCRL	R/W	Real-time watch timer	0 0 0 - - 0 0 0 <sub>B</sub>	
0000CD <sub>H</sub>	Watch timer control register middle	WTCRM	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
0000CE <sub>H</sub>	Watch timer control register higher	WTCRH	R/W		- - - 0 0 0 0 <sub>B</sub>	
0000CF <sub>H</sub>	Sub clock control register	SCCR	W	Sub clock	- - - 0 0 0 0 <sub>B</sub>	
0000D0 <sub>H</sub> to 0000FF <sub>H</sub>	(Disabled)					
001FF0 <sub>H</sub>	ROM correction address 0	PADR0	R/W	Address match detection function	XXXXXX XX <sub>B</sub>	
001FF1 <sub>H</sub>	ROM correction address 1	PADR0	R/W		XXXXXX XX <sub>B</sub>	
001FF2 <sub>H</sub>	ROM correction address 2	PADR0	R/W		XXXXXX XX <sub>B</sub>	
001FF3 <sub>H</sub>	ROM correction address 3	PADR1	R/W	Address match detection function	XXXXXX XX <sub>B</sub>	
001FF4 <sub>H</sub>	ROM correction address 4	PADR1	R/W		XXXXXX XX <sub>B</sub>	
001FF5 <sub>H</sub>	ROM correction address 5	PADR1	R/W		XXXXXX XX <sub>B</sub>	
003900 <sub>H</sub> to 00391F <sub>H</sub>	(Disabled)					
003920 <sub>H</sub>	PPG0 down counter register	PDCR0	R	16-bit PPG 0	1 1 1 1 1 1 1 1 <sub>B</sub>	
003921 <sub>H</sub>					1 1 1 1 1 1 1 1 <sub>B</sub>	
003922 <sub>H</sub>	PPG0 cycle setting register	PCSR0	W		XXXXXX XX <sub>B</sub>	
003923 <sub>H</sub>					XXXXXX XX <sub>B</sub>	
003924 <sub>H</sub>	PPG0 duty setting register	PDUT0	W		XXXXXX XX <sub>B</sub>	
003925 <sub>H</sub>					XXXXXX XX <sub>B</sub>	

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003926 <sub>H</sub> , 003927 <sub>H</sub>				(Disabled)	
003928 <sub>H</sub>	PPG1 down counter register	PDCR1	R	16-bit PPG 1	1 1 1 1 1 1 1 1 <sub>B</sub>
003929 <sub>H</sub>					1 1 1 1 1 1 1 1 <sub>B</sub>
00392A <sub>H</sub>					XXXXXXX <sub>B</sub>
00392B <sub>H</sub>					XXXXXXX <sub>B</sub>
00392C <sub>H</sub>					XXXXXXX <sub>B</sub>
00392D <sub>H</sub>					XXXXXXX <sub>B</sub>
00392E <sub>H</sub> , 00392F <sub>H</sub>				(Disabled)	
003930 <sub>H</sub>	PPG2 down counter register	PDCR2	R	16-bit PPG 2	1 1 1 1 1 1 1 1 <sub>B</sub>
003931 <sub>H</sub>					1 1 1 1 1 1 1 1 <sub>B</sub>
003932 <sub>H</sub>					XXXXXXX <sub>B</sub>
003933 <sub>H</sub>					XXXXXXX <sub>B</sub>
003934 <sub>H</sub>					XXXXXXX <sub>B</sub>
003935 <sub>H</sub>					XXXXXXX <sub>B</sub>
003936 <sub>H</sub> to 003957 <sub>H</sub>				(Disabled)	
003958 <sub>H</sub>	Sub second data register	WTBR	R/W	Real time watch timer	XXXXXXX <sub>B</sub>
003959 <sub>H</sub>					XXXXXXX <sub>B</sub>
00395A <sub>H</sub>					- - - XXXXX <sub>B</sub>
00395B <sub>H</sub>	Second data register	WTSR	R/W		-- 0 0 0 0 0 0 <sub>B</sub>
00395C <sub>H</sub>	Minute data register	WTMR	R/W		-- 0 0 0 0 0 0 <sub>B</sub>
00395D <sub>H</sub>	Hour data register	WTHR	R/W		-- - 0 0 0 0 0 <sub>B</sub>
00395E <sub>H</sub>	Day data register	WTDR	R/W		0 0 - 0 0 0 0 1 <sub>B</sub>
00395F <sub>H</sub>				(Disabled)	
003960 <sub>H</sub> to 00396F <sub>H</sub>	LCD display RAM	VRAM	R/W	LCD controller/ driver	XXXXXXX <sub>B</sub>
003970 <sub>H</sub> to 00397F <sub>H</sub>				(Disabled)	
003980 <sub>H</sub>	PWM1 compare register 0	PWC10	R/W	Stepping motor controller 0	XXXXXXX <sub>B</sub>
003981 <sub>H</sub>					- - - - - XX <sub>B</sub>
003982 <sub>H</sub>					XXXXXXX <sub>B</sub>
003983 <sub>H</sub>					- - - - - XX <sub>B</sub>
003984 <sub>H</sub>	PWM1 select register 0	PWS10	R/W		-- 0 0 0 0 0 0 <sub>B</sub>
003985 <sub>H</sub>	PWM2 select register 0	PWS20	R/W		- 0 0 0 0 0 0 0 <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003986 <sub>H</sub> , 003987 <sub>H</sub>				(Disabled)	
003988 <sub>H</sub>	PWM1 compare register 1	PWC11	R/W	Stepping motor controller 1	XXXXXXXX <sub>B</sub>
003989 <sub>H</sub>					- - - - - XX <sub>B</sub>
00398A <sub>H</sub>					XXXXXXXX <sub>B</sub>
00398B <sub>H</sub>					- - - - - XX <sub>B</sub>
00398C <sub>H</sub>					-- 0 0 0 0 0 0 <sub>B</sub>
00398D <sub>H</sub>					- 0 0 0 0 0 0 0 <sub>B</sub>
00398E <sub>H</sub> , 00398F <sub>H</sub>				(Disabled)	
003990 <sub>H</sub>	PWM1 compare register 2	PWC12	R/W	Stepping motor controller 2	XXXXXXXX <sub>B</sub>
003991 <sub>H</sub>					- - - - - XX <sub>B</sub>
003992 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003993 <sub>H</sub>					- - - - - XX <sub>B</sub>
003994 <sub>H</sub>					-- 0 0 0 0 0 0 <sub>B</sub>
003995 <sub>H</sub>					- 0 0 0 0 0 0 0 <sub>B</sub>
003996 <sub>H</sub> , 003997 <sub>H</sub>				(Disabled)	
003998 <sub>H</sub>	PWM1 compare register 3	PWC13	R/W	Stepping motor controller 3	XXXXXXXX <sub>B</sub>
003999 <sub>H</sub>					- - - - - XX <sub>B</sub>
00399A <sub>H</sub>					XXXXXXXX <sub>B</sub>
00399B <sub>H</sub>					- - - - - XX <sub>B</sub>
00399C <sub>H</sub>					-- 0 0 0 0 0 0 <sub>B</sub>
00399D <sub>H</sub>					- 0 0 0 0 0 0 0 <sub>B</sub>
00399E <sub>H</sub> to 0039FF <sub>H</sub>				(Disabled)	
003A00 <sub>H</sub> to 003AFF <sub>H</sub>				Area reserved for CAN interface 0	
003B00 <sub>H</sub> to 003BFF <sub>H</sub>				(Disabled)	
003C00 <sub>H</sub> to 003CFF <sub>H</sub>				Area reserved for CAN interface 0	
003D00 <sub>H</sub> to 003EFF <sub>H</sub>				(Disabled)	

(Continued)

# MB90925 Series

(Continued)

- Initial value symbols :
    - “0” : initial value 0
    - “1” : initial value 1
    - “X” : initial value undetermined
    - “-” : initial value undetermined (none)
  - Write/read symbols :
    - “R/W” : read/write enabled
    - “R” : read only
    - “W” : write only
  - Addresses in the area  $0000_H$  to  $00FF_H$  are reserved for the principal functions of the MCU. Read access attempts to reserved areas will result in an “X” value. Also, write access to reserved areas is prohibited.
- \* : P22/SEG0 to P27/SEG5 and P30/SEG6 to P35/SEG11 initially will be LCD segment output as LCD output control register  $LOCR1 (58_H)$  is “11111111<sub>B</sub>” initially. To use port 2 and port 3 as the general-purpose input/output ports, set  $LOCR1$  to “00000000<sub>B</sub>” to disable the LCD segment output first.

# MB90925 Series

- CAN Interface

Address	Register name	Symbol	Read/ write	Initial value
000040 <sub>H</sub>	Message buffer valid area	BVALR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
000041 <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
000042 <sub>H</sub>	Transmission request register	TREQR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
000043 <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
000044 <sub>H</sub>	Transmission cancel register	TCANR	W	0 0 0 0 0 0 0 <sub>B</sub>
000045 <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
000046 <sub>H</sub>	Transmission completed register	TCR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
000047 <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
000048 <sub>H</sub>	Receiving completed register	RCR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
000049 <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
00004A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
00004B <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
00004C <sub>H</sub>	Receiving overrun register	ROVRR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
00004D <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
00004E <sub>H</sub>	Receiving interrupt enable register	RIER	R/W	0 0 0 0 0 0 0 <sub>B</sub>
00004F <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
003C00 <sub>H</sub>	Control status register	CSR	R/W, R	0 - - - 0 0 0 <sub>B</sub>
003C01 <sub>H</sub>				0 - - - 0 - 1 <sub>B</sub>
003C02 <sub>H</sub>	Last event indicator register	LEIR	R/W	- - - - - - - <sub>B</sub>
003C03 <sub>H</sub>				0 0 0 - 0 0 0 0 <sub>B</sub>
003C04 <sub>H</sub>	RX/TX error counter	RTEC	R	0 0 0 0 0 0 0 <sub>B</sub>
003C05 <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
003C06 <sub>H</sub>	Bit timing register	BTR	R/W	- 1 1 1 1 1 1 1 <sub>B</sub>
003C07 <sub>H</sub>				1 1 1 1 1 1 1 1 <sub>B</sub>
003C08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXX <sub>B</sub>
003C09 <sub>H</sub>				XXXXXXX <sub>B</sub>
003C0A <sub>H</sub>	Transmission RTR register	TRTRR	R/W	0 0 0 0 0 0 0 <sub>B</sub>
003C0B <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>
003C0C <sub>H</sub>	Remote frame receiving wait register	RFWTR	R/W	XXXXXXX <sub>B</sub>
003C0D <sub>H</sub>				XXXXXXX <sub>B</sub>
003C0E <sub>H</sub>	Transmission interrupt enable register	TIER	R/W	0 0 0 0 0 0 0 <sub>B</sub>
003C0F <sub>H</sub>				0 0 0 0 0 0 0 <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Initial value
003C10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX <sub>B</sub>
003C11 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003C12 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003C13 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003C14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX <sub>B</sub>
003C15 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003C16 <sub>H</sub>				XXXXX- - - <sub>B</sub>
003C17 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003C18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX <sub>B</sub>
003C19 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003C1A <sub>H</sub>				XXXXX- - - <sub>B</sub>
003C1B <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A00 <sub>H</sub> to 003A1F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003A20 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX <sub>B</sub>
003A21 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A22 <sub>H</sub>				XXXXX- - - <sub>B</sub>
003A23 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX <sub>B</sub>
003A25 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A26 <sub>H</sub>				XXXXX- - - <sub>B</sub>
003A27 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX <sub>B</sub>
003A29 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A2A <sub>H</sub>				XXXXX- - - <sub>B</sub>
003A2B <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX <sub>B</sub>
003A2D <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A2E <sub>H</sub>				XXXXX- - - <sub>B</sub>
003A2F <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX <sub>B</sub>
003A31 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A32 <sub>H</sub>				XXXXX- - - <sub>B</sub>
003A33 <sub>H</sub>				XXXXXXXX <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/write	Initial value
003A34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX <sub>B</sub>
003A35 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A36 <sub>H</sub>				XXXXXX- - -B
003A37 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX <sub>B</sub>
003A39 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A3A <sub>H</sub>				XXXXX- - -B
003A3B <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX <sub>B</sub>
003A3D <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A3E <sub>H</sub>				XXXXX- - -B
003A3F <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A40 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXX <sub>B</sub>
003A41 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A42 <sub>H</sub>				XXXXX- - -B
003A43 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A44 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXX <sub>B</sub>
003A45 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A46 <sub>H</sub>				XXXXX- - -B
003A47 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A48 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXX <sub>B</sub>
003A49 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A4A <sub>H</sub>				XXXXX- - -B
003A4B <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A4C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXX <sub>B</sub>
003A4D <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A4E <sub>H</sub>				XXXXX- - -B
003A4F <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A50 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXX <sub>B</sub>
003A51 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A52 <sub>H</sub>				XXXXX- - -B
003A53 <sub>H</sub>				XXXXXXXX <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/ write	Initial value
003A54 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXX <sub>B</sub>
003A55 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A56 <sub>H</sub>				XXXXX- - -B
003A57 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A58 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXX <sub>B</sub>
003A59 <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A5A <sub>H</sub>				XXXXX- - -B
003A5B <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A5C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXX <sub>B</sub>
003A5D <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A5E <sub>H</sub>				XXXXX- - -B
003A5F <sub>H</sub>				XXXXXXXX <sub>B</sub>
003A60 <sub>H</sub>	DLC register 0	DLCR0	R/W	- - - - XXXX <sub>B</sub>
003A61 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A62 <sub>H</sub>	DLC register 1	DLKR1	R/W	- - - - XXXX <sub>B</sub>
003A63 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A64 <sub>H</sub>	DLC register 2	DLKR2	R/W	- - - - XXXX <sub>B</sub>
003A65 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A66 <sub>H</sub>	DLC register 3	DLKR3	R/W	- - - - XXXX <sub>B</sub>
003A67 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A68 <sub>H</sub>	DLC register 4	DLKR4	R/W	- - - - XXXX <sub>B</sub>
003A69 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A6A <sub>H</sub>	DLC register 5	DLKR5	R/W	- - - - XXXX <sub>B</sub>
003A6B <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A6C <sub>H</sub>	DLC register 6	DLKR6	R/W	- - - - XXXX <sub>B</sub>
003A6D <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A6E <sub>H</sub>	DLC register 7	DLKR7	R/W	- - - - XXXX <sub>B</sub>
003A6F <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A70 <sub>H</sub>	DLC register 8	DLKR8	R/W	- - - - XXXX <sub>B</sub>
003A71 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A72 <sub>H</sub>	DLC register 9	DLKR9	R/W	- - - - XXXX <sub>B</sub>
003A73 <sub>H</sub>				- - - - XXXX <sub>B</sub>
003A74 <sub>H</sub>	DLC register 10	DLKR10	R/W	- - - - XXXX <sub>B</sub>
003A75 <sub>H</sub>				- - - - XXXX <sub>B</sub>

(Continued)

# MB90925 Series

Address	Register name	Symbol	Read/ write	Initial value
003A76 <sub>H</sub>	DLC register 11	DLCR11	R/W	- - - -XXXX <sub>B</sub>
003A77 <sub>H</sub>				- - - -XXXX <sub>B</sub>
003A78 <sub>H</sub>	DLC register 12	DLCR12	R/W	- - - -XXXX <sub>B</sub>
003A79 <sub>H</sub>				- - - -XXXX <sub>B</sub>
003A7A <sub>H</sub>	DLC register 13	DLCR13	R/W	- - - -XXXX <sub>B</sub>
003A7B <sub>H</sub>				- - - -XXXX <sub>B</sub>
003A7C <sub>H</sub>	DLC register 14	DLCR14	R/W	- - - -XXXX <sub>B</sub>
003A7D <sub>H</sub>				- - - -XXXX <sub>B</sub>
003A7E <sub>H</sub>	DLC register 15	DLCR15	R/W	- - - -XXXX <sub>B</sub>
003A7F <sub>H</sub>				- - - -XXXX <sub>B</sub>
003A80 <sub>H</sub> to 003A87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003A88 <sub>H</sub> to 003A8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003A90 <sub>H</sub> to 003A97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003A98 <sub>H</sub> to 003A9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003AA0 <sub>H</sub> to 003AA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003AA8 <sub>H</sub> to 003AAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003AB0 <sub>H</sub> to 003AB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003AB8 <sub>H</sub> to 003ABF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003AC0 <sub>H</sub> to 003AC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
003AC8 <sub>H</sub> to 003ACF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>

(Continued)

# MB90925 Series

(Continued)

Address	Register name	Symbol	Read/ write	Initial value
003AD0 <sub>H</sub> to 003AD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003AD8 <sub>H</sub> to 003ADF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003AE0 <sub>H</sub> to 003AE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003AE8 <sub>H</sub> to 003AEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003AF0 <sub>H</sub> to 003AF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003AF8 <sub>H</sub> to 003AFF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

## ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI <sup>2</sup> OS corre-sponding	Interrupt vector		Interrupt control register		Priority *2	
		Number	Address	ICR	Address		
Reset	×	#08	08H	FFFFDCH	—	High	
INT9 instruction	×	#09	09H	FFFFD8H	—	↑ ↓	
Exception processing	×	#10	0AH	FFFFD4H	—		
CAN0 RX	×	#11	0BH	FFFFD0H	ICR00		
CAN0 TX/NS ( Reserved) <sup>*3</sup>	×	#12	0CH	FFFFCCH			
SIO <sup>*3</sup>	△	#13	0DH	FFFC8H	ICR01		
Input capture 0	△	#14	0EH	FFFC4H			
DTP/external interrupt - ch.0 detected	△	#15	0FH	FFFC0H	ICR02		
Reload timer 0	△	#16	10H	FFFFBCH			
DTP/external interrupt - ch.1 detected	△	#17	11H	FFFFB8H	ICR03		
Input capture 1	△	#18	12H	FFFFB4H			
DTP/external interrupt - ch.2 detected	△	#19	13H	FFFFB0H	ICR04		
Input capture 2	△	#20	14H	FFFFACH			
DTP/external interrupt - ch.3 detected	△	#21	15H	FFFA8H	ICR05		
Input capture 3	△	#22	16H	FFFA4H			
DTP/external interrupt - ch.4/ch.5 detected	△	#23	17H	FFFA0H	ICR06		
PPG timer 0	△	#24	18H	FFFF9CH			
DTP/external interrupt - ch.6/ch.7 detected	△	#25	19H	FFFF98H	ICR07		
PPG timer 1	△	#26	1AH	FFFF94H			
Reload timer 1	△	#27	1BH	FFFF90H	ICR08		
PPG timer 2	○	#28	1CH	FFFF8CH			
Real time watch timer	×	#29	1DH	FFFF88H	ICR09		
Free-run timer overflow	×	#30	1EH	FFFF84H			
A/D converter conversion end	○	#31	1FH	FFFF80H	ICR10		
Free-run timer clear	×	#32	20H	FFFF7CH			
Sound generator	×	#33	21H	FFFF78H	ICR11		
Time-base timer	×	#34	22H	FFFF74H			
Watchdog (sub clock)	×	#35	23H	FFFF70H	ICR12		
UART 1 RX	◎	#36	24H	FFFF6CH			
UART 1 TX	△	#37	25H	FFFF68H	ICR13		
UART 0 RX	◎	#38	26H	FFFF64H			
UART 0 TX	△	#39	27H	FFFF60H	ICR14		
Flash memory status	×	#40	28H	FFFF5CH			
Delay interrupt generator module	×	#41	29H	FFFF58H	ICR15		
	×	#42	2AH	FFFF54H			

(Continued)

# MB90925 Series

(Continued)

◎ : Usable, with EI<sup>2</sup>OS stop function

○ : Usable

△ : Usable when interrupt sources sharing ICR are not in use

✗ : Unusable

\*1 : • Peripheral functions sharing the ICR register have the same interrupt level.

- If peripheral functions sharing the ICR register are using expanded intelligent I/O services, one or the other cannot be used.
- When peripheral functions are sharing the ICR register and one specifies expanded intelligent I/O services, the interrupt from the other function cannot be used.

\*2 : Priority applies when interrupts of the same level are generated.

\*3 : SIO and CAN1 TX/NX will share IRQ3 in evaluation chip (MB90V925-101/102) .

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
	AVRH	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH <sup>*2</sup>
	DV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	DV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	<sup>*3</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	
Maximum clamp current	I <sub>CLAMP</sub>	– 400	+ 400	μA	<sup>*7</sup>
Total maximum clamp current	Σ I <sub>CLAMP</sub>	—	4	mA	<sup>*7</sup>
“L” level maximum output current <sup>*4</sup>	I <sub>OL1</sub>	—	15	mA	Other than P70 to P77 and P80 to P87
	I <sub>OL2</sub>	—	40	mA	P70 to 77 and P80 to 87
“L” level average output current <sup>*5</sup>	I <sub>OLAV1</sub>	—	4	mA	Other than P70 to P77 and P80 to P87
	I <sub>OLAV2</sub>	—	30	mA	P70 to 77 and P80 to 87
“L” level maximum total output current	ΣI <sub>OL1</sub>	—	100	mA	Other than P70 to P77 and P80 to P87
	ΣI <sub>OL2</sub>	—	330	mA	P70 to 77 and P80 to 87
“L” level average total output current	ΣI <sub>OLAV1</sub>	—	50	mA	Other than P70 to P77 and P80 to P87
	ΣI <sub>OLAV2</sub>	—	250	mA	P70 to 77 and P80 to 87
“H” level maximum output current	I <sub>OH1</sub> <sup>*4</sup>	—	–15	mA	Other than P70 to P77 and P80 to P87
	I <sub>OH2</sub> <sup>*4</sup>	—	–40	mA	P70 to 77 and P80 to 87
“H” level average output current	I <sub>OHAV1</sub> <sup>*5</sup>	—	–4	mA	Other than P70 to P77 and P80 to P87
	I <sub>OHAV2</sub> <sup>*5</sup>	—	–30	mA	P70 to 77 and P80 to 87
“H” level maximum total output current	ΣI <sub>OH1</sub>	—	–100	mA	Other than P70 to P77 and P80 to P87
	ΣI <sub>OH2</sub>	—	–330	mA	P70 to 77 and P80 to 87
“H” level average total output current	ΣI <sub>OHAV1</sub> <sup>*6</sup>	—	–50	mA	Other than P70 to P77 and P80 to P87
	ΣI <sub>OHAV2</sub> <sup>*6</sup>	—	–250	mA	P70 to 77 and P80 to 87
Power consumption	P <sub>D</sub>	—	500	mW	
Operating temperature	T <sub>A</sub>	–40	+105	°C	
Storage temperature	T <sub>STG</sub>	–55	+150	°C	

\*1 : The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = DV<sub>SS</sub> = 0.0 V.

\*2 : AV<sub>CC</sub>, AVRH and DV<sub>CC</sub> shall never exceed V<sub>CC</sub>.

Also, AVRH shall never exceed AV<sub>CC</sub>.

\*3 : The maximum current to/from and input are limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the VI rating.

\*4 : Maximum output current is defined as the peak value of the current of any one of the corresponding pins.

\*5 : Average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins. The “average value” can be calculated from the formula of “operating current” times “operating factor”.


(Continued)

# MB90925 Series

(Continued)

- \*6 : Average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins. The “average value” can be calculated from the formula of “operating current” times “operating factor”.
- \*7 : • Applicable to pins : P10 to P15, P50 to P57, P70 to P77, P80 to P87  
• Use within recommended operating conditions.  
• Use at DC voltage (current).  
• The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.  
• The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.  
• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>cc</sub> pin, and this may affect other devices.  
• Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.  
• Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.  
• Care must be taken not to leave the +B input pin open.  
• Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.  
• Sample recommended circuits :

- Input/Output equivalent circuits



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


## 2. Recommended Operating Conditions

(V<sub>ss</sub> = DV<sub>ss</sub> = AV<sub>ss</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>cc</sub>	3.7	5.5	V	(MB90F927/MB90F927S) Low voltage detection reset starts to work when power supply voltage is 4.0 V ± 0.3 V.
	AV <sub>cc</sub> DV <sub>cc</sub>	4.3	5.5	V	Holding stop operation status (MB90F927/MB90F927S)
Smoothing capacitor*	C <sub>s</sub>	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. A bypass capacitor on the V <sub>cc</sub> pin should have a capacitance greater than C <sub>s</sub> .
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	

\*: For smoothing capacitor C<sub>s</sub> connections, refer to the illustration below.

- C pin connection diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# MB90925 Series

## 3. DC Characteristics

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	$V_{IHA}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Pin inputs if Automotive input levels are selected* <sup>1</sup>
	$V_{IHS2}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Pin inputs if CMOS hysteresis input levels are selected* <sup>1</sup> (0.8 $V_{CC}$ /0.2 $V_{CC}$ CMOS hysteresis is selected for P00, P03 and P51)
	$V_{IHS1}$	—	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	Pin inputs if 0.7 $V_{CC}$ /0.3 $V_{CC}$ CMOS hysteresis input levels is selected for P00, P03 and P51.
	$V_{IHR}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{IHM}$	—	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	MD pin* <sup>2</sup>
“L” level input voltage	$V_{ILA}$	—	—	$V_{SS} - 0.3$	—	0.5 $V_{CC}$	V	Pin inputs if Automotive input levels are selected* <sup>1</sup>
	$V_{ILS2}$	—	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	Pin inputs if CMOS hysteresis input levels are selected* <sup>1</sup> (0.8 $V_{CC}$ /0.2 $V_{CC}$ CMOS hysteresis is selected for P00, P03 and P51)
	$V_{ILS1}$	—	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	Pin inputs if 0.7 $V_{CC}$ /0.3 $V_{CC}$ CMOS hysteresis input levels is selected for P00, P03 and P51.
	$V_{ILR}$	—	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{ILM}$	—	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	MD pin* <sup>2</sup>

(Continued)

# MB90925 Series

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current* <sup>3</sup>	I <sub>CC</sub>	V <sub>CC</sub>	Operating frequency $F_{CP} = 16 \text{ MHz}$ , normal operation	—	35	45	mA	
			Operating frequency $F_{CP} = 16 \text{ MHz}$ , writing Flash memory	—	50	60	mA	Flash memory product
			Operating frequency $F_{CP} = 16 \text{ MHz}$ , erasing Flash memory	—	50	60	mA	
	I <sub>CCS</sub>		Operating frequency $F_{CP} = 16 \text{ MHz}$ , sleep mode	—	12	20	mA	
	I <sub>CTS</sub>		Operating frequency $F_{CP} = 2 \text{ MHz}$ , time-base timer mode	—	0.4	1.0	mA	
	I <sub>CTSPLL</sub>		Operating frequency $F_{CP} = 16 \text{ MHz}$ , PLL timer mode, External frequency = 4MHz	—	4	7	mA	
	I <sub>CCL</sub>		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = + 25 \text{ }^\circ\text{C}$ , sub clock operation	—	90	200	$\mu\text{A}$	
	I <sub>CCLS</sub>		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = + 25 \text{ }^\circ\text{C}$ , sub sleep operation	—	60	150	$\mu\text{A}$	
	I <sub>CCIT</sub>		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = + 25 \text{ }^\circ\text{C}$ , watch mode	—	60	130	$\mu\text{A}$	
Input leakage current	I <sub>IL</sub>	All input pins	$V_{CC} = DV_{CC} = AV_{CC} = 5.5 \text{ V}$ $V_{SS} < V_I < V_{CC}$	-5	—	+5	$\mu\text{A}$	
	C <sub>IN1</sub>	Other than V <sub>CC</sub> , V <sub>SS</sub> , DV <sub>CC</sub> , DV <sub>SS</sub> , AV <sub>CC</sub> , AV <sub>SS</sub> , C, P70 to P77, P80 to P87	—	—	5	15	pF	

(Continued)

# MB90925 Series

(Continued)

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input capacitance 2	$C_{IN2}$	P70 to P77, P80 to P87	—	—	15	45	pF	
Pull-up resistance	$R_{UP}$	$\overline{RST}$	—	25	50	100	kΩ	
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	kΩ	Except Flash memory product
Output "H" voltage 1	$V_{OH1}$	Other than P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output "H" voltage 2	$V_{OH2}$	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -30.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output "L" voltage 1	$V_{OL1}$	Other than P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Output "L" voltage 2	$V_{OL2}$	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 30.0 \text{ mA}$	—	—	0.55	V	
Large current output drive capacity variation 1	$\Delta V_{OH2}$	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, (n = 0 to 3)	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = 30.0 \text{ mA}$ $V_{OH2}$ maximum variation	0	—	90	mV	*4
Large current output drive capacity variation 2	$\Delta V_{OL2}$	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, (n = 0 to 3)	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = 30.0 \text{ mA}$ $V_{OL2}$ maximum variation	0	—	90	mV	*4
LCD internal divider resistance	$R_{LCD}$	V0 to V3	—	50	100	200	kΩ	
COM0 to COM3 output impedance	$R_{VCOM}$	COMn (n = 0 to 3)	—	—	—	2.5	kΩ	
SEG0 to SEG31 output impedance	$R_{VSEG}$	SEGn (n = 0 to 31)	—	—	—	15	kΩ	
LCD leakage current	$I_{LCDC}$	V0 to V3 COMm (m = 0 to 3) SEGn (n = 0 to 31)	—	-5.0	—	+5.0	μA	

\*1 : All input pins except X0, X0A, MD0, MD1, and MD2.

\*2 : MD0, MD1, and MD2 pins.

\*3 : Power supply current values assume external clock feed from the X1 pin and X1A pin. Users must be aware that power supply current levels differ depending on whether an external clock or oscillator is used.

\*4 : Defined as maximum variation in  $V_{OH2}/V_{OL2}$  with all ch.0 PWM1P0/PWM1M0/PWM2P0/PWM2M0 simultaneously ON. Similarly for other channels.


## 4. AC Characteristics

### (1) Clock timing


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condi-tions	Value			Unit	Remarks	
				Min	Typ	Max			
Base oscillation clock frequency	$F_C$	X0, X1	—	4	—	12	MHz	1/2 (when PLL stops)	
				4	—	12	MHz	PLL x 1	
				4	—	8	MHz	PLL x 2	
				4	—	5.33	MHz	PLL x 3	
				4	—	4	MHz	PLL x 4	
	$F_{LC}$	X0A, X1A		—	32.768	—	kHz		
				—	250	—	ns		
				—	30.5	—	μs		
				10	—	—	ns	Use duty ratio of 40 to 60% as a guideline	
				—	15.2	—	μs		
Input clock pulse width	$P_{WH}, P_{WL}$	X0		—	—	5	ns	external clock signal	
	$P_{WLH}, P_{WLL}$	X0A		—	—	16	MHz	Using main clock (PLL clock)	
	$t_{cr}, t_{cf}$	X0, X0A		—	—	8.192	kHz	Using sub clock	
	$F_{CP}$	—		2	—	500	ns	Using main clock (PLL clock)	
Internal operating clock cycle time	$F_{LCP}$	—		—	—	122.1	μs	Using sub clock	
	$t_{CP}$	—		—	—	—	—		

- X0 clock timing




- X0A clock timing




# MB90925 Series

- Range of guaranteed operation

Relation between internal operating clock frequency and power supply voltage



Note : The MB90F927/ MB90F927S enters reset mode at power supply voltage below  $4\text{ V} \pm 0.3\text{ V}$ .




## (2) Reset input

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	500	—	ns	At normal operation
			Oscillator oscillation time* + 100 $\mu\text{s}$	—	ms	At stop mode, sub clock mode, sub sleep mode, and watch mode
			100	—	$\mu\text{s}$	At time-base timer mode

\*: Oscillator's oscillation time is the time that the amplitude reaches 90%. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of  $\mu\text{s}$  and several ms. The oscillation time of an external clock is 0 ms.

- At normal operation



- At stop mode, sub clock mode, sub sleep mode, watch mode, and power-on




# MB90925 Series


## (3) Power-on reset

( $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power supply start voltage	$V_{OFF}$			—	0.2	V	
Power supply attained voltage	$V_{ON}$			2.7	—	V	
Power supply cutoff time	$t_{OFF}$			50	—	ms	Waiting time until power-on



Note : Extreme variations in power supply voltage may activate a power-on reset. As the illustration below shows, when varying power supply voltage during operation, the use of a smooth voltage rise with suppressed fluctuation is recommended. Also in this situation, the PLL clock on the device should not be used, however it is permissible to use the PLL clock during a voltage drop of 1V/s or less.




## (4) SIO timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK		8 $t_{CP}$	—	ns
$SCK \downarrow \rightarrow SO$ delay time	$t_{SLOV}$	SCK, SO	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	-80	+ 80	ns
Valid SI $\rightarrow$ SCK $\uparrow$	$t_{IVSH}$	SCK, SI		100	—	ns
SCK $\uparrow \rightarrow$ valid SI hold time	$t_{SHIX}$			60	—	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK		4 $t_{CP}$	—	ns
Serial clock "L" pulse width	$t_{SLSH}$		External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	4 $t_{CP}$	—	ns
$SCK \downarrow \rightarrow SO$ delay time	$t_{SLOV}$	SCK, SO		—	150	ns
Valid SI $\rightarrow$ SCK $\uparrow$	$t_{IVSH}$	SCK, SI		60	—	ns
SCK $\uparrow \rightarrow$ valid SI hold time	$t_{SHIX}$			60	—	ns

- Notes : • AC ratings are for CLK synchronous mode.  
•  $C_L$  is load capacitance connected to pin during testing.  
•  $t_{CP}$  is internal operating clock cycle time. Refer to "(1) Clock timing".

- Internal shift clock mode



- External shift clock mode



# MB90925 Series

## (5) UART0/1 (LIN/SCI)


- Bit setting: ESCR0/1:SCES=0, ECCR0/1:SCDE=0

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0, SCK1	Internal shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns	
SCK ↓ → SOT delay time	t <sub>SLovi</sub>	SCK0, SCK1, SOT0, SOT1		− 50	+ 50	ns	
Valid SIN → SCK ↑	t <sub>IVSHI</sub>	SCK0, SCK1, SIN0, SIN1		t <sub>CP</sub> + 80	—	ns	
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>			0	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0, SCK1	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$	t <sub>CP</sub> + 10	—	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>			3 t <sub>CP</sub> − t <sub>R</sub>	—	ns	
SCK ↓ → SOT delay time	t <sub>SLove</sub>	SCK0, SCK1, SOT0, SOT1		—	2 t <sub>CP</sub> + 60	ns	
Valid SIN → SCK ↑	t <sub>IVSHE</sub>	SCK0, SCK1, SIN0, SIN1		30	—	ns	
SCK ↑ → valid SIN hold time	t <sub>SHIXE</sub>			t <sub>CP</sub> + 30	—	ns	
SCK fall time	t <sub>F</sub>	SCK0, SCK1		—	10	ns	
SCK rise time	t <sub>R</sub>			—	10	ns	

Notes : • AC characteristic in CLK synchronized mode.  
•  $C_L$  is load capacity value of pins when testing.  
• t<sub>CP</sub> is internal operating clock cycle time (machine clock). Refer to "(1) Clock timing".

- Internal shift clock mode



- External shift clock mode




# MB90925 Series

- Bit setting: ESCR0/1:SCES=1, ECCR0/1:SCDE=0


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0, SCK1	Internal shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SLovi</sub>	SCK0, SCK1, SOT0, SOT1		— 50	+ 50	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSHE</sub>	SCK0, SCK1, SIN0, SIN1		t <sub>CP</sub> + 80	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SHIXI</sub>			0	—	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0, SCK1	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$	3 t <sub>CP</sub> – t <sub>R</sub>	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			t <sub>CP</sub> + 10	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SLove</sub>	SCK0, SCK1, SOT0, SOT1		—	2 t <sub>CP</sub> + 60	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSHE</sub>	SCK0, SCK1, SIN0, SIN1		30	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SHIX</sub>			t <sub>CP</sub> + 30	—	ns	
SCK fall time	t <sub>F</sub>	SCK0, SCK1		—	10	ns	
SCK rise time	t <sub>R</sub>			—	10	ns	

- Internal shift clock mode



- External shift clock mode




# MB90925 Series

- Bit setting: ESCR0/1:SCES=0, ECCR0/1:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	tscyc	SCK0, SCK1	Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 $t_{CP}$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	tshovi	SCK0, SCK1, SOT0, SOT1		- 50	+ 50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	tivsli	SCK0, SCK1, SIN0, SIN1		$t_{CP} + 80$	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslix	SCK0, SCK1, SIN0, SIN1		0	—	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	tsovli	SCK0, SCK1, SOT0, SOT1		3 $t_{CP} - 70$	—	ns

Notes :  $t_{CP}$  is the machine clock cycle time (Unit : ns) . Refer to “(1) Clock timing”rating for  $t_{CP}$ .




- Bit setting: ESCR0/1:SCES=1, ECCR0/1:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0, SCK1	Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK ↓ → SOT delay time	t <sub>SOLOVI</sub>	SCK0, SCK1, SOT0, SOT1		- 50	+ 50	ns
Valid SIN → SCK ↑	t <sub>IVSHI</sub>	SCK0, SCK1, SIN0, SIN1		t <sub>CP</sub> + 80	—	ns
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>	SCK0, SCK1, SIN0, SIN1		0	—	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0, SCK1, SOT0, SOT1		3 t <sub>CP</sub> - 70	—	ns

Notes : t<sub>CP</sub> is the machine clock cycle time (Unit : ns) . Refer to “(1) Clock timing”rating for t<sub>CP</sub>.



# MB90925 Series


## (6) Timer input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN0, TIN1, IN0 to IN3	—	4 $t_{CP}$	—	ns

Note :  $t_{CP}$  is internal operating clock cycle time. Refer to “(1) Clock timing”.

### • Timer input timing




## (7) Trigger input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	INT0 to INT7	—	200	—	ns
		ADTG	—	$t_{CP} + 200$	—	ns

Note :  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “ (1) Clock timing”.

- Trigger input timing




# MB90925 Series

## (8) Low voltage detection

( $V_{SS} = AV_{SS} = 0.0$  V,  $T_A = -40$  °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Detection voltage	$V_{DL}$	$V_{CC}$	—	3.7	4.0	4.3	V	During voltage drop
Hysteresis width	$V_{HYS}$	$V_{CC}$	—	0.1	—	—	V	During voltage rise
Power supply voltage fluctuation ratio	$dV/dt$	$V_{CC}$	—	-0.1	—	+0.02	V/ $\mu$ s	
Detection delay time	$t_d$	—	—	—	—	35	$\mu$ s	



## 5. A/D Converter

### (1) Electrical Characteristics

( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $3.0V \leq AVRH - AV_{SS}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Non-linear error	—	—	—	—	$\pm 2.5$	LSB	
Differential linear error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	$1 \text{ LSB} = (AVRH - AV_{SS}) / 1024$
Full scale transition voltage	$V_{FST}$	AN0 to AN7	$AVRH - 3.5 \text{ LSB}$	$AVRH - 1.5 \text{ LSB}$	$AVRH + 0.5 \text{ LSB}$	V	
Sampling time	$t_{SMP}$	—	1.4	—	16500	$\mu\text{s}$	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$
			2.0				$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$
Compare time	$t_{CMP}$	—	0.5	—	—	$\mu\text{s}$	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$
			1.2				$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$
Analog port input current	$I_{AIN}$	AN0 to AN7	-0.3	—	+0.3	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN7	$AV_{SS}$	—	$AVRH$	V	
Reference voltage	$AVRH$	$AVRH$	$AV_{SS}+2.7$	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	3.5	7.5	mA	
	$I_{AH}$		—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	$AVRH$	—	600	900	$\mu\text{A}$	$V_{AVRH} = 5.0 \text{ V}$
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


\* : Defined as supply current (when  $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$ ) with A/D converter not operating, and CPU in stop mode.

# MB90925 Series

- Notes of the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

- Analog input equivalent circuit



MB90F927/MB90F927S

R	C
4.5 V $\leq$ AVcc $\leq$ 5.5 V : 2.0 k $\Omega$ (Max)	16.0 pF (Max)
4.0 V $\leq$ AVcc $\leq$ 4.5 V : 8.2 k $\Omega$ (Max)	16.0 pF (Max)


MB90V925-101/102

4.5 V $\leq$ AVcc $\leq$ 5.5 V : 2.0 k $\Omega$ (Max)	14.4 pF (Max)
4.0 V $\leq$ AVcc $\leq$ 4.5 V : 8.2 k $\Omega$ (Max)	14.4 pF (Max)


Note : The values are reference values.

- The relationship between the external impedance and minimum sampling time
- At  $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)



- About errors

As  $|\text{AVRH} - \text{AVss}|$  becomes smaller, values of relative errors grow larger.

# MB90925 Series


## (2) Definition of terms

Resolution : Analog changes that are identifiable with the A/D converter.

Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics.

Differential linear error : The deviation of input voltage needed to change the output code by 1 LSB from the ideal value.

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB(Ideal)} = \frac{\text{AVRH} - \text{AV}_{ss}}{1024} \text{ [V]}$$

N : A/D converter digital output value


$$V_{OT} (\text{Ideal}) = \text{AV}_{ss} + 0.5 \text{ LSB} \text{ [V]}$$

$$V_{FST} (\text{Ideal}) = \text{AVRH} - 1.5 \text{ LSB} \text{ [V]}$$

V<sub>NT</sub> : Voltage at a transition of digital output from (N - 1)<sub>H</sub> to N<sub>H</sub>

(Continued)

(Continued)



## 6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Chip erase time	$T_A = + 25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	1	15	s	Excludes pre-programming before erase
Byte (8-bit width) programming time		—	32	3600	$\mu\text{s}$	Excludes system-level overhead
Erase/program cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = + 85^\circ\text{C}$	20	—	—	year	*


\* : This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C)


# MB90925 Series

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F927PF-GE1 MB90F927SPF-GE1	100-pin plastic QFP (FPT-100P-M06)	
MB90F927PFV-GE1 MB90F927SPFV-GE1	100-pin plastic LQFP (FPT-100P-M05)	
MB90V925-101 MB90V925-102	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

## ■ PACKAGE DIMENSIONS

 <b>100-pin plastic QFP</b>  <b>(FPT-100P-M06)</b>	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>0.65 mm</td></tr> <tr> <td>Package width × package length</td><td>14.00 × 20.00 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>3.35 mm MAX</td></tr> <tr> <td>Code (Reference)</td><td>P-QFP100-14×20-0.65</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	0.65 mm	Package width × package length	14.00 × 20.00 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	3.35 mm MAX	Code (Reference)	P-QFP100-14×20-0.65		
Lead pitch	0.65 mm														
Package width × package length	14.00 × 20.00 mm														
Lead shape	Gullwing														
Sealing method	Plastic mold														
Mounting height	3.35 mm MAX														
Code (Reference)	P-QFP100-14×20-0.65														




Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpkv.html>


(Continued)

# MB90925 Series

(Continued)



100-pin plastic LQFP  (FPT-100P-M05)	Lead pitch	0.50 mm
	Package width × package length	14.0 × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.65g
	Code (Reference)	P-LFQFP100-14×14-0.50



Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html>

# MB90925 Series

The information for microcontroller supports is shown in the following homepage.  
<http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited    Business Promotion Dept.