



128Kx8 SRAM

ADVANCED*

PIN CONFIGURATION
TOP VIEW

A0	1	32	A16
A1	2	31	A15
A2	3	30	A14
A3	4	29	A13
CS	5	28	OE
I/O1	6	27	I/O8
I/O2	7	26	I/O7
Vcc	8	25	Vss
Vss	9	24	Vcc
I/O3	10	23	I/O6
I/O4	11	22	I/O5
WE	12	21	A12
A4	13	20	A11
A5	14	19	A10
A6	15	18	A9
A7	16	17	A8

PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+3.3V Power
Vss	Ground

PLASTIC PLUS™ FEATURES

- Access Times 15, 17, 20ns
- Standard Commercial Off-The-Shelf (COTS) Memory Devices for Extended Temperature Range
- JEDEC Standard 32 pin Plastic 0.4" SOJ Package
- Electrical and Speed Characteristics for:
 - Military Temperature (-55°C to +125°C)
 - Industrial Temperature (-40°C to +85°C)
- Burn-in and Temperature Cycling Available
- Organized as 128K x 8
- Center Power/Ground Pins (Revolutionary)
- 3.3 Volt Power Supply
- Low Power CMOS
- Reliability Test Data Available:
 - High Temperature Operating Life
 - High Temperature Storage
 - Pressure Cooker Test
 - Wet High Temperature Operating Life
 - Thermal Shock
 - Temperature Cycling

* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

PLASTIC PLUS SRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature (Mil.)	T _A	-55	+125	°C
Operating Temperature (Ind.)	T _A	-40	+85	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	4.6	V
Supply Voltage	V _{CC}	-0.5	5.5	V

TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V
Operating Temperature (Mil.)	T _A	-55	+125	°C
Operating Temperature (Ind.)	T _A	-40	+85	°C

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C _{IN}	V _{IH} = 0V, f = 1.0MHz	6	pF
Output capacitance	C _{OUT}	V _{OUT} = 0V, f = 1.0MHz	8	pF

This parameter is guaranteed by design but not tested.


DC CHARACTERISTICS

(V_{CC} = 3.3V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min		Units
				Max	
Input Leakage Current	I _{LI}	V _{CC} = 3.3, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = GND to V _{CC}		10	μA
Operating Supply Current	I _{CC}	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 3.3		120	mA
Standby Current	I _{SB}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 3.3		8	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4		V

SRAM

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 2.5	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.

**AC CHARACTERISTICS**
(V_{CC} = 3.3V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter Read Cycle	Symbol	<u>-15</u>		<u>-17</u>		<u>-20</u>		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	15		17		20		ns
Address Access Time	t _{AA}		15		17		20	ns
Output Hold from Address Change	t _{OH}	0		0		0		ns
Chip Select Access Time	t _{ACS}		15		17		20	ns
Output Enable to Output Valid	t _{OE}		10		11		12	ns
Chip Select to Output in Low Z	t _{CLZ'}	3		3		3		ns
Output Enable to Output in Low Z	t _{OLZ'}	2		2		2		ns
Chip Disable to Output in High Z	t _{CHZ'}		8		9		10	ns
Output Disable to Output in High Z	t _{OHZ'}		8		9		10	ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(V_{CC} = 3.3V, T_A = -55°C to +125°C)




Parameter Write Cycle	Symbol	<u>-15</u>		<u>-17</u>		<u>-20</u>		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	15		17		20		ns
Chip Select to End of Write	t _{CW}	13		14		15		ns
Address Valid to End of Write	t _{AW}	13		14		15		ns
Data Valid to End of Write	t _{DW}	10		11		12		ns
Write Pulse Width	t _{WP}	13		14		15		ns
Address Setup Time	t _{AS}	0		0		0		ns
Address Hold Time	t _{AH}	0		0		0		ns
Output Active from End of Write	t _{OW'}	3		4		5		ns
Write Enable to Output in High Z	t _{WHZ'}		8		8		10	ns
Data Hold Time	t _{DH}	0		0		0		ns

1. This parameter is guaranteed by design but not tested.

SRAM



TIMING WAVEFORM - READ CYCLE


WRITE CYCLE - $\overline{WE}$ CONTROLLEDWRITE CYCLE - $\overline{CS}$ CONTROLLED



WHITE MICROELECTRONICS

WPS128K8V-XRJX

PACKAGE DIMENSION



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W P S 128K 8 V X - XXX R J X X

SPECIAL PROCESS:

Blank = CMOS

B = Bi CMOS

DEVICE GRADE:

M = Military Temperature -55°C to +125°C

I = Industrial Temperature -40°C to +85°C

PACKAGE:

RJ = Revolutionary SOJ

ACCESS TIME (ns)

IMPROVEMENT MARK

B = Burn-in

T = Temperature Cycling

C = Burn-in and Temperature Cycle

Low Voltage Supply 3.3V ± 10%

ORGANIZATION, 128K x 8

SRAM

PLASTIC PLUS™

WHITE MICROELECTRONICS

SRAM