

DATA SHEET

M 67024

4 K × 16 CMOS DUAL PORT RAM

FEATURES

- FAST ACCESS TIME: 35 NS TO 55 NS
- 30 NS PRELIMINARY FOR COMMERCIAL ONLY
- WIDE TEMPERATURE RANGE:
 - 55 °C TO + 125 °C
- 67024 L LOW POWER
 67024 V VERY LOW POWER
- SEPARATE UPPER BYTE AND LOWER BYTE CONTROL FOR MULTIPLEXED BUS COMPATIBILITY
- EXPANDABLE DATA BUS TO 32 BITS OR MORE USING MASTER/SLAVE CHIP SELECT WHEN USING MORE THAN ONE DEVICE
- ON CHIP ARBITRATION LOGIC

- VERSATILE PIN SELECT FOR MASTER OR SLAVE:
 - M/S = H FOR BUSY OUTPUT FLAG ON MASTER
 - $-M/\overline{S} = L$ FOR BUSY INPUT FLAG ON SLAVE
- INT FLAG FOR PORT TO PORT COMMUNICATION
- FULL HARDWARE SUPPORT OF SEMAPHORE SIGNALING BETWEEN PORTS
- FULLY ASYNCHRONOUS OPERATION FROM EITHER PORT
- BATTERY BACK-UP OPERATION: 2 V DATA RETENTION
- TTL COMPATIBLE
- SINGLE 5 V ± 10 % POWER SUPPLY

INTRODUCTION

The M 67024 is a very low power CMOS dual port static RAM organised as 4096×16 . The M 67024 is designed to be used as a stand-alone 16 bit dual port RAM or as a combination MASTER/SLAVE dual port for 32 bit or more width systems. The MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by $\overline{\text{CS}}$ permits the onchip circuitry of each port in order to enter a very low stand by power mode.


Using an array of eigh transistors (8T) memory cell and fabricated with the state of the art 1.0 μm lithography named SCMOS, the M 67024 combines an extremely low standby supply current (typ = 1.0 μA) with a fast access time at 35 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5 μW . For military/space applications that demand superior levels of performance and reliability the M 67024 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein: nor for any possible infringements of patents or other rights of third parties which may result from its use.

1

INTERFACE

PIN CONFIGURATION




11													
10	11			60 I/O _{4L}	58 I/O _{2L}		ōE _L	51 SEML	48 LB _L				
08 \(\frac{69}{13L}\) \(\frac{68}{10L}\) 07 \(\frac{72}{10L}\) \(\frac{71}{10L}\) \(\frac{73}{10L}\) \(\frac{73}{10L}\) \(\frac{73}{10L}\) \(\frac{73}{10L}\) \(\frac{75}{10L}\) \(\frac{75}{10L	10	66 I/O _{10L}	64 I/O _{8L}	62 I/O _{6L}	59 I/O _{3L}	56 ∜O _{1L}	49 UB _L	⊏50 CS _L	47 NC				
08	09	67 I/O _{11L}	65 I/O _{9L}			57 GND	V _{CC}	52 R/WL			41 A _{6L}	39 A _{4L}	
07	08	I/O _{13L}	68 012L								38 A _{3L}	37 A _{2L}	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	07					0.4	DIN D4	C.A		33 BUSYL	35 A _{OL}	34 INT _L	
05	06		70 GND	74 GND						32 GND	31 M/S		
04	05					(10	h AIC	w,			ENT _R	30 BUSY _F	
03 VO _{5R} VO _{7R} GND GND SEM _R A _{5R} A _{3R} 02 82 1 2 5 8 10 14 17 20 22 24 04 VO _{9R} VO _{9R} VO _{10R} VO _{13R} VO _{15R} VO _{15R} VO _{15R} VO _{14R} O _{15R} VO _{14R} O _{15R} VO _{14R} O _{16R} CS _R NC A _{10R} A _{9R} A _{7R} 01 VO _{8R} VO _{11R} VO _{12R} VO _{14R} O ₁₄	04								'				
02 VO _{6R} VO _{9R} VO _{10R} VO _{13R} VO _{15R} VO _{15R} RW _R UB _R A _{11R} A ₈ R A ₆ R A ₄ R 01 8 ⁴ 3 4 6 9 15 13 16 18 19 21	03	81 I/O _{5R}	83 I/O _{7R}			GND 7	11 GND	SEMR					
01 84 3 4 6 9 15 13 16 18 19 21 VO _{12R} VO _{12R} VO _{14R} OE _R EB _R CS _R NC A _{10R} A _{9R} A _{7R}	02		1 I/O _{9R}										
A B C D E F G H I J K L	01			4 I/O _{12R}						18			
,		Α	В	С	D	E	F (G F	+ 1	J	K	L	



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM



Notes: 1. (MASTER): BUSY is output. (SLAVE): BUSY is input.

2. LB = Lower Byte UB = Upper Byte.

PIN NAMES

LEFT PORT	RIGHT PORT	NAMES		
CS _L	CSR	Chip select		
R/W _L	R/W _R	Read/Write Enable		
OE L	ŌER	Output Enable		
A _{OL} -11 _L	A _{OR} -11 _R	Address		
I/O _{OL} -15 _L	I/O _{OR} -15 _R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
UB L	UBR	Upper Byte Select		
LB _L	Ľ B R	Lower Byte Select		
INTL	INT _B	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	<u></u>	Master or Slave		
141	70	Select		
V	cc	Power		
G	ND	Ground		

4

FUNCTIONAL DESCRIPTION

The M 67024 has two ports with separate control, address and I/O pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by $\overline{CS}.\overline{CS}$ controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected (\overline{CS} high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In read mode, the port's \overline{OE} turns the Output drivers on when set LOW. Nonconflicting READ/WRITE conditions are illustrated in table 1.

The interrupt flag ($\overline{\text{INT}}$) allows communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INT}}_L$) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Similarly, the right port interrupt flag ($\overline{\text{INT}}_R$) is set when the left port writes to memory location FFF (hex), and the right port must read memory location FFF in order to clear the interrupt flag ($\overline{\text{INT}}_R$). The 16 bit message at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not reserved for mail boxes but become part of the RAM. See table 3 for the interrupt function.

ARBITRATION LOGIC

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns determine which port has access. In all cases, an active BUSY flag will be set for the inhibited port.

The BUSY flags are required when both ports attempt to access the same location simultaneously. Should this conflict arise, on-chip arbitration logic will determine

which port has access and set the $\overline{\text{BUSY}}$ flag for the inhibited port. $\overline{\text{BUSY}}$ is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which $\overline{\text{BUSY}}$ is set LOW. The inhibited port will be given access when $\overline{\text{BUSY}}$ goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CS} on-chip control logic arbitrates between \overline{CS}_L and \overline{CS}_R for access; or (2) if the \overline{CS} are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to table 4). The inhibited port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation in both arbitration modes.


DATA BUS WIDTH EXPANSION

MASTER/SLAVE DESCRIPTION

Expanding the data bus width to 32 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chips has a hardware arbitrator, and the addresses for each arrive at the same time one chip may activate in L BUSY signal while another activates its R BUSY signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developped a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has BUSY inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems.

Figure 1 : 32 Bit Master/slave Dual-port Memory Systems.



Note: 1. No arbitration in M 67024 (SLAVE). BUSY-IN inhibits write in M 67024 SLAVE.



When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. Conversely, the write pulse must extend a hold time beyond BUSY to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's BUSY signal.

SEMAPHORE LOGIC

The M 67024 is an extremely fast dual-port $4k \times 16$ CMOS static RAM with an additional locations dedicated to binary semaphore flags. These flags allow either of the processors on the left or right side of the dual-port RAM to claim priority over the other for functions defined by the system software. For example, the semaphore flag can be used by oner processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

ports are completely independent of one another. This

means that the activity on the left port cannot slow the

access time of the right port. The ports are identical in function to standard CMOS static RAMs and can be read from, or written to, at the same time with the only possible conflict arising from simultaneous writing to, or a simultaneous READ/WRITE operation on, a nonsemaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to prevent conflicts in the nonsemaphore segment of the dual-port RAM. The devices have an automatic power-down feature controlled by CS, the dual-port RAM select and SEM, the semaphore enable. The CS and SEM pins control on-chip-powerdown circuitry that permits the port concerned to go into stand-by mode when not selected. This conditions is shown in table 1 where CS and SEM are both high. Systems best able to exploit the M 67024 are based around multiple processors or controllers and are typically very high-speed, software controlled or software-intensive systems. These systems can benefit from the performance enhancement offered by the M 67024 hardware semaphores, which provide a lock-out mechanism without the need for complex programming. Software handshaking between processors offers the maximum level of system flexibility by permitting shared resources to be allocated in varying configurations. The M 67024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture. An advantage of using semaphores rather than the more usual methods of hardware arbitration is that neither processor ever incurs wait states. This can prove a considerable advantage in very high speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches independent of the dual-port RAM. These latches can be used to pass a flag or token, from one port to the other to indicate that a shared resource is in use. The semaphore provide the hardware context for the "Token Passing Allocation" method of use assignment. This method uses the state of a semaphore latch as a token indicating that a shared resource is in use. If the left processor needs to use a resource, it requests the token by setting the latch. The processor then verifies that the latch has been set by reading it. If the latch has been set the processor assumes control over the shared resource. If the latch has not been set, the left processor has established that the right processor had set the latch first, has the token and is using the shared resource. The left processor may then either repeatedly query the status of the semaphore, or abandon its request for the token and perform another operation whilst occasionally attempting to gain control of the token through a set and test operation. Once the right side has relinquished the token the left side will be able to take control of the shared resource.

The semaphore flags are active low. A token is requested by writing a zero to a semaphore latch, and is relinquished again when the same side writes a one to the latch.

The eight semaphore flags are located in a separate memory space from the dual-port RAM in the M 67024. The address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (address, OE and R/W) as normally used in accessing a standard static RAM. Each of the flags has a unique address accessed by either side through address pins A0-A2. None of the other address pins has any effect when accessing the semaphores. Only data pin Do is used when writing to a semaphore. If a low level is written to an unused semaphore location, the flag will be set to zero on that side and to one on the other side. (see table 5). The semaphore can now only be modified by the side showing the zero. Once a one is writen to this location from the same side, the flag will be set to one for both sides (unless a request is pending from the other side) and the semaphore can then be written to by either side.

The effect the side writing a zero to a semaphore location has of locking out the other side is the reason for the use of semaphore logic in interprocessor communication. (A thorough discussion of the use of this feature follows below). A zero written to the semaphore location from the locked-out side will be stored in the semaphore request latch for that side until the semaphore is relinquished by the side having control.

When a semaphore flag is read its value is distributed to all data bits so that a flag set at one reads as one in all data bits and a flag set at zero reads as all zeroes. The read value is latched into the output register of one side when its semaphore select (SEM) and output enable (OE) signals go active. This prevents the semaphore changing state in the middle of a read cycle as a result of a write issued by the other side. Because of this latch, a repeated read of a semaphore flag in a test loop must cause either signal (SEM or OE) to go inactive, otherwise the output will never change.

The semaphore must use a WRITE/READ sequence in order to ensure that no system level conflict will occur. A processor requests access to shared resources by attempting to write a zero to a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, and the processor will detect this status in the subsequent read (see table 5). For example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource concerned. If a processor on the right side then attempts to write a zero to the same semaphore flag it will fail, as will be verified by a subsequent read returning a one from the semaphore location on the right side has a READ/WRITE sequence been used instead, system conflict problems could have occurred during the interval between the read and write cycles.

It must be noted that a failed semaphore request needs to be followed by either repeated reads or by writing a one to the same location. The simple logic diagram for the semaphore flag in figure 2 illusrates the reason for this quite clearly. Two semaphore request latches feed into a semaphore flag. The first latch to send a zero to the semaphore flag will force its side of the semaphore flag low and other side high. This status will be maintained until a one is written to the same semaphore request latch. Sould a zero be written to the other side's semaphore flag will flip over to this second side as soon as a one is written to the first side's request latch. The

second side's flag will now stay low until its semaphore request latch is changed to a one. Thus, clearly, if a semaphore flag is requested and the processor requesting it no longer requires access to the resource, the entire system can hang up until a one is written to the semaphore request latch concerned.

Semaphore timing becomes critical when both sides request the same token by attempting to write a zero to it at the same time. Semaphore logic is specially conceived to resolve this problem. The logic ensures that only one side will receive the token if simultaneous requests are made. The first side to make a request will receive the token where request do not arrive at the same time. Where they do arrive at the same time, the logic will assign the token arbitrarily to one of the ports. It should be noted, however, that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, errors can be introduced if semaphores are misused or misinterpreted. Code integrity is of the utmost performance when semaphores are being used instead of slower, more restrictive hardware-intensive systems. Semaphore initialization is not automatic and must therefore be incorporated in the power up initialization procedures. Since any semaphore flag containing a zero must be reset to one, initialization should write a one to all request flags from both sides to ensure that they will be available when required.

USING SEMAPHORES (some examples)

Perhaps the simplest application of semaphores is their use as resource markers for the M 67024's dual-port RAM. If it is necessary to split the 4 k \times 16 RAM into two 2 K \times 16 blocks which are to be dedicated to serving either the left or right port at any one time. Semaphore 0 can be used to indicate which side is controlling the lower segment of memory and semaphore 1 can be defined as indicating the upper segment of memory.

To take control of a resource, in this case the lower 2k of a dual-port RAM, the left port processor would then write a zero into semaphore flag 0 and then read it back. If successful in taking the token (reading back a zero rather than a one), the left processor could then take control of the lower 2 k of RAM. If the right processor attempts to perform the same function to take control of the resource after the left processor has already done so, it will read back a one in response to the attempted write of a zero into semaphore 0. At this point the software may choose to attempt to gain control of the second 2 k segment of RAM by writing and then reading a zero in semaphore 1. If successful, it will lock out the left processor.

Once the left side has completed its task it will write a one to semaphore 0 and may then attempt to access semaphore 1. If semaphore 1 is still occupied by the right side, the left side may abandon its semaphore request and perform other operations until it is able to write and then read a zero in semaphore 1. If the right processor performs the same operation with semaphore 0, this protocol would then allow the two processes to swap 2 k blocks of dual-port RAM between one another.

The blocks do not have to be any particular size, and may even be of variable size depending on the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on each side, rather than having a common meaning as is described in the above example.

Semaphores are a useful form of arbitration in systems such as disk interfaces where the CPU must be locked out of a segment of memory during a data transfer operation, and the I/O device cannot tolerate any wait states. If semaphores are used, both the CPU and the

I/O device can access assigned memory segments, without the need for wait states, once the two devices have determined which memory area is barred to the CPU.

Semaphores are also useful in applications where no memory WAIT state is available on one or both sides. On a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in complex data structures. Block arbitration is very important in this case, since one processor may be responsible for building and updating a data structure whilst the other processor reads and interprests it. A major error condition may be created if the interpreting processor reads an incomplete data structure. Some sort of arbitration between the two different processors is therefore necessary. The building processor requests access to the rblock, locks it and is then able to enter the block to update the data structure. Once the update is completed the data structure may be released. This allows the interpreting processor, to return to read the complete data structure, thus ensuring a consistent data structure.




Figure 2: M 67024 - Semaphore Logic.

TRUTH TABLE

Table 1: Non Contention Read/Write Control.

		INPU'	TS (1)			OUTI	PUTS	MODE
CS	R/W	ŌĒ	ÜB	LB	SEM	IO ₈ /IO ₁₅	1/O _Ø -1/O ₇	MODE
Н	Х	Х	Х	Х	Н	Hi-Z	Hi-Z	Deselected: Power Down
Х	Х	Х	Н	Н	н	Hi-Z	Hi-Z	Deselected: Power Down
L	L	X	L	Н	Н	DATAIN	Hi-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	Hi-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATA _{OUT}	Hi-Z	Read Upper Byte Only
L	н	L	Н	L	Н	Hi-Z	DATA _{OUT}	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATA _{OUT}	Read Both Bytes
X	Х	Н	Х	Х	Х	Hi-Z	Hi-Z	Outputs Disabled
Н	Н	L	Х	Х	L	DATAout	DATA _{OUT}	Read Data in Sema. Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAout	Read Data in Sema. Flag
Н	<u></u>	Х	Х	Х	L	DATAIN	DATAIN	Write D _{INØ} into Sema. Flag
X		X	Н	Н	L	DATAIN	DATAIN	Write DINØ into Sema. Flag
L	Х	Х	L	Х	L	_	_	Not Allowed
L	Х	Х	Х	L	L	_	_	Not Allowed

Note: 1. AØL - A11L ≠ AØR - A11R

Table 2: Arbitration Options.

OPTIONS			INPUTS			OUT	PUTS
OFTIONS	CS	ŪΒ	LB	M/S	SEM	BUSY	INT
Busy Logic Master	L	Х	L	Н	Н	Output	_
	L	L	X	Н	Н	Signal	
Busy Logic Slave	L	Х	L	L	Н	Input	-
	L	L	Х	L	Н	Signal	
Interrupt Logic	L	Х	L	Х	Н	-	Output
	L	L	Х	X	Н		Signal
Semaphore Logic*	Н	Х	Х	Н	L	Н	_
	Н	Х	x	L	L	Hi-Z	

^{*} Inputs Signals are for Semaphore Flags set and test (Write and Read) operations.

Table 3 : Interrupt Flag^(1, 4).

	LEFT PORT					F	RIGHT F	FUNCTION		
R/WL	CSL	OEL	AoL-A11L	ĪNĪL	R/W _R	CS _R	ŌĒR	AOR-A11R	INTR	FUNCTION
L	L	Х	FFF	Х	Х	X	Х	Х	L ⁽²⁾	Set Right INT _R Flag
Х	Х	Х	X	Х	Х	L	L	FFF	H ⁽³⁾	Reset Right INT _R Flag
X	Х	Х	Х	L ⁽³⁾	L	L	Х	FFE	Х	Set Left INT _L Flag
Х	L	L	FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INT _L Flag

Notes: 1. Assumes BUSY_L = BUSY_R = H.
2. If BUSY_L = L, then NC.
3. If BUSY_R = L, then NC.
4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE



Table 4 : Arbitration. (2)

LEFT PORT		RIGHT PORT		FLA	GS ⁽¹⁾	FUNCTION	
CSL	Aol-A11L	CSR AOL-A11R BUSYL BUSY		BUSYR			
Н	Х	Н	X	Н	Н	No Contention	
L	Any	Н	x	Н	Н	No Contention	
Н	Х	L	Any	Н	Н	No Contention	
L	≠ Aor-A11R	L	≠ AoL-A11L	Н	Н	No Contention	

ADDRESS ARBITRATION WITH CS LOW BEFORE ADDRESS MATCH

L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved

CE ARBITRATION WITH ADDRESS MATCH BEFORE CS

LL5R	= A _{OR} - A _{11R}	LL5R	= A _{OL} - A _{11L}	Н	L	L-Port Wins
RL5L	= A _{OR} - A _{11R}	RL5L	= A _{OL} - A _{11L}	L	Н	R-Port Wins
LW5R	= A _{OR} - A _{11R}	LW5R	= A _{OL} - A _{11L}	Н	L	Arbitration Resolved
LW5R	= A _{OR} - A _{11R}	LW5R	= A _{OL} - A _{11L}	L	Н	Arbitration Resolved

Notes: 1. INT Flags Don't Care
2. X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5 ns before right address RV5L = Right Address Valid ≥ 5 ns before left address

Same = Left and Right Addresses match within 5 ns of each other

LL5R = Left OS = LOW ≥ 5 ns before Right CS

RL5L = Right CS = LOW ≥ 5 ns before Left CS

LW5R = Left and Right CS = LOW within 5 ns of each other

Table 5 : Example Semaphore Procurement Sequence.

FUNCTION	D ₀ - D ₁₅ LEFT	D ₀ - D ₁₅ RIGHT	STATUS
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left Port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

Note: 1. This table denotes a sequence of events for only one of the 8 semaphores on the M 67024



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Supply voltage (VCC-GND)

: - 0.3 V to 7.0 V

Input or output voltage applied

: (GND - 0.3 V) to (VCC + 0.3 V)

Storage temperature

: - 65 °C to + 150 °C

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE
Military	V∝ = 5 V ± 10 %	- 55 °C to + 125 °C
Industrial	V∞ = 5 V ± 10 %	- 40 °C to + 85 °C
Commercial	V∞ = 5 V ± 10 %	0 °C to + 70 °C
Automotive	V∞ = 5 V ± 10 %	- 40 °C to + 125 °C

DC PARAMETERS

			67024-30	6702	24-35	6702	24-45	6702	24-55		
PARAMETER	DESCRIPTION	VERSION	Preliminary COM	сом	IND MIL AUTO	COM	IND MIL AUTO	сом	IND MIL AUTO	UNIT	VALUE
ICCSB (1)	Standby supply current (Both ports TTL level inputs)	V L	10 40	10 40	10 50	10 40	10 50	10 40	10 50	mA mA	Max Max
ICCSB1 (2)	Standby supply current (Both ports CMOS level inputs)	V L	200 2	200 2	400 4	200 2	400 4	200 2	400 4	μA mA	Max Max
ICCOP (3)	Operating supply current (Both ports active)	V L	300 300	280 290	320 340	280 290	320 340	250 270	250 300	mA mA	Max Max
ICCOP1 (4)	Operating supply current (One port active – One port standby)	V L	230 230	210 210	210 210	180 180	180 210	160 180	160 180	mA mA	Max Max

Notes: 1. $CS_L = CS_R \ge 2.2 \text{ V} - \overline{SEM}_R = \overline{SEM}_L \ge 2.2 \text{ V}$ 2. $CS_L = CS_R \ge VCC - 0.2 \text{ V} - \overline{SEM}_R = \overline{SEM}_L \ge 2.2 \text{ V}$

3. Both ports active - Maximum frequency - Outputs open - OE = VIH - CS ≤ VIL - SEM ≥ 2.2 V

4. One port active (f = fMAX) − Output open − One port stand-by TTL or CMOS Level Inputs − CS_L = CS_R ≥ 2.2 V − SEM_R = SEM_L ≥ Vcc − 0.2 V

PARAMETER	DESCRIPTION	67024-30/35/45/55	UNIT	VALUE
II/O ₍₅₎	Input/Output leakage current	± 10	μA	Max
VIL(6)	Input low voltage	0.8	٧	Max
VIH ⁽⁶⁾	Input high voltage	2.2	٧	Min
VOL(7)	Output low voltage (I/o ₀ -I/o ₁₅)	0.4	V	Max
VOH ₍₇₎	Output high voltage	2.4	٧	Min
CIN	Input capacitance	5	pF	Max
COUT	Output capacitance	7	pF	Max

Notes: 5. Vcc = 5.5 V, Vin = Gnd to Vcc, CS = VIH, Vout = 0 to Vcc 6. VIH max = Vcc + 0.3 V, VIL min = - 0.3 V or - 1 V pulse width 50 ns 7. Vcc min, IOL = 4 mA, IOH = - 4 mA




DATA-RETENTION MODE

MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

1 - Chip select (CS) must be held high during data retention; within V_{CC} to V_{CC} - 0.2 V

- $2 \overline{CS}$ must be kept between $V_{CC} 0.2 \text{ V}$ and 70 % of V_{CC} during the power up and power down transitions.
- 3 The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (4,5 volts).

TIMING



		М		
	TEST CONDITIONS (9)	COM	MIL IND AUTO	UNIT
ICC _{DR1}	@VCC _{DR} = 2 V	5	40	μА
ICC _{DR2}	@VCC _{DR} = 3 V	10	60	μА

Notes: 9. $\overline{\text{CS}}$ = Vcc, Vin = Gnd to Vcc

10. t_{RC} = Read cycle time

AC TEST CONDITIONS

Input Pulse Levels


: GND to 3.0 V

Output Reference Levels Output Load

: 1.5 V

: see figures 1, 2

Input Rise/Fall Times : 5 ns Input Timing Reference Levels : 1.5 V



AC PARAMETERS


READ CYCLE		PARAMETER	M 67024-30 (*)		M 67024-35		M 67024-45		M 67024-55		
SYMBOL (4)	SYMBOL (5)	FARAMEIER	MIN.	MAX	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVR	tac	Read cycle time	30	_	35	_	45	_	55		ns
TAVQV	taa	Address access time	_	30	-	35	_	45	_	55	ns
TELQV	tacs	Chip Select access time (3)	_	30		35		45	-	55	ns
TBLQV	tabe	Byte enable access time (3)	- >	30	-	35	_	45	_	55	ns
TGLQV	tace	Output enable access time	- A	15	-	20	_	25	_	30	ns
TAVQX	toн	Output hold from address change	3 ₹	-	3	-	3	-	3	-	ns
TELQZ	tız	Output low Z time (1, 2)	3 🗒	-	3	_	5	_	5	-	ns
TEHQZ	tнz	Output high Z time (1, 2)	_ &	15	_	15	_	20	_	25	ns
TPU	tpu	Chip Select to power up time (2)	0	_	0	-	0	_	0	_	ns
TPD	t _{PD}	Chip disable to power down time (2)	-	50	-	50	-	50	-	50	ns
TSOP	tsop	SEM flag update pulse (OE or SEM)	15	-	15	-	15	-	15	-	ns

Notes: 1. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2)
2. This parameters is guaranteed but not tested
3. To access RAM CS = V_{IL}, UB or LB = V_{IL}, SEM = V_{IH}. To access semaphore $\overline{\text{CS}} = \text{V}_{\text{IH}}$, $\overline{\text{SEM}} = \text{V}_{\text{IL}}$. Refer to table 1


4. STD symbol

5. ALT Symbol
(*). Commercial only


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3, 5)



TIMING WAVEFORM OF READ CYCLE NO. 3, EITHER SIDE (1, 3, 4, 5)



Notes: 1. R/W is high for read cycles.

2. Device is continuously enabled, $\overline{CS} = V_L$, \overline{UB} or $\overline{LB} = V_L$. This waveform cannot be used for semaphore reads.

3. Addresses valid prior to or coincident with \overline{CE} transition low.

5. To access RAM, $\overline{CS} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CS} = V_{IH}$, $\overline{SEM} = V_{IL}$. Refer to table 1.

AC PARAMETERS


WRITE CYCLE		PARAMETER	M 67024-30 (*)		M 67024-35		M 67024-45		M 67024-55		UNIT
SYMBOL (5)	SYMBOL (6)		MIN.	MAX	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAVW	twc	Write cycle time	30	-	35	_	45	_	55	_	ns
TELWH	tsw	Chip select to end of write (3)	25	_	30		40	-	45	_	ns
TAVWH	taw	Address valid to end of write	25	_	30		40	_	45	_	ns
TAVWL	tas	Address Set-up Time	0 >	_	0		0	_	0	_	ns
TWLWH	twp	Write Pulse Width	25 4	_	30	_	35	_	40	-	ns
TWHAX	twn	Write Recovery Time	0 星	_	0	_	0	_	0	_	ns
TDVWH	t _{DW}	Data Valid to end of write			25	_	25	-	30		ns
TGHQZ	t _{HZ}	Output high Z time (1, 2)	20 1	15	-	15	-	20	-	25	ns
TWHDX	ton	Data hold time (4)	0	-	0	_	0	_	0	-	ns
TWLQZ	twz	Write enable to output in high Z (1, 2)	-	15	-	15	_	20	_	25	ns
TWHQX	tow	Output active from end of write (1, 2, 4)	0	_	0	_	0	-	0	_	ns
TSWRD	tswnd	SEM flag write to read time	10	-	10	_	10	-	10	-	ns
TSPS	tsps	SEM flag contention window	10	_	10	_	10	-	10	_	ns

Notes:


- 1. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).
- 3. This parameters is guaranteed but not tested.

 3. To access RAM CS = V_{IL}, UB or LB = V_{IL}, SEM = V_I. To access semaphore CS = V_I, SEM = V_I. This condition must be valid for entire t_{sw}
- 4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and toW values will vary over voltage and temperature, the actual toH will always be smaller than the actual toW.
- 5. STD Symbol.
- 6. ALT symbol.
- (*). Commercial only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CS}}$ CONTROLLED TIMING^(1, 2, 3, 5)



Notes:

- 1. R/W must be high during all adress transitions.
- A write occurs during the overlap (tsw or twe) of a low CS or SEM and a low R/W.
 twe is measured from the earlier of CS or R/W (or SEM or R/W) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ± 500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 % tested.

 7. If OE is low during a PW controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.
- 8. To access RAM, $\overline{\text{CS}} = V_{\text{IL}}$, $\overline{\text{SEM}} = V_{\text{IH}}$.
- 9. To access upper byte $\overline{CS} = V_L$, $\overline{UB} = V_L$, $\overline{SEM} = V_H$.

 To access lower byte $\overline{CS} = V_L$, $\overline{LB} = V_L$, $\overline{SEM} = V_H$.

AC PARAMETERS

WRITE CYCLE	PARAMETER	M 6702	4-30 (*)	M 67024-35		M 67024-45		M 67024-55		UNIT
WHITE CTCLE	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Olan
BUSY TIMING (F	or Master 67024 only)									
tbaa	BUSY Access time to address	-	30	-	.35	_	35	-	45	ns
t _{BDA}	BUSY Disable time to address	_	25	_	30	_	30	_	40	ns
tBAC	BUSY Access time to Chip Select	-	25	-	30	_	30	_	40	ns
t _{BDC}	BUSY Disable time to Chip Select	- >	20	-	25	_	25	_	35	ns
t _{WDD}	Write Pulse to data Delay (1)	_ A	55	-	60	_	70	_	80	ns
topo	Write data valid to read data delay (1)	- 2	40	-	45	_	55	_	65	ns
taps	Arbitration priority set-up time (2)	5 =	-	5	_	5	_	5	_	ns
teop	BUSY disable to valid data	- 0		-	Note 3	_	Note 3	-	Note 3	ns
BUSY TIMING (F	or Slave 67024 only)	, ,,,								
tws	Write to BUSY input (4)	0	-	0		0	-	0		ns
twn	Write hold after BUSY (5)	20	_	25	_	25	-	25		ns
two	Write pulse to data delay (6)	-	55	-	60	,-	70	-	80	ns
topo	Write data valid to read data delay (6)	- [~]	40	-	45		55	-	65	ns

Notes:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For Master 67024 only)".
- 2. To ensure that the earlier of the two port wins.


- 3. teo is a calculated parameter and is the greater of 0, twoo twp (actual) or topo tow (actual).

 4. To ensure that the write cycle is inhibited during contention.

 5. To ensure that a write cycle is completed after contention.

 6. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port-to-port delay (For Slave, 67024 only)*
- (*). Commercial only

TIMING WAVEFORM OF READ WITH BUSY (2, 3, 4) (FOR MASTER 67024)




Notes: 1. To ensure that the earlier of the two port wins

2. Write cycle parameters should be adhered to, to ensure proper writing

3. Device is continuously enabled for both ports


4. OE = L for the reading port

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT^(1, 2, 3) (FOR SLAVE 67024 ONLY)




- 1. Assume BUSY input = H for the writing port, and OE = L for the reading port
- Write cycle parameters should be adhered to, to ensure proper writing
 Device is continuously enabled for both ports

TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE 67024)




TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CS}}$ ARBITRATION (FOR MASTER 67024 ONLY)




4

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER 67024 ONLY) $^{(1)}$

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:




Note: $1.\overline{CS_L} = \overline{CS_R} = V_{IL}$


AC PARAMETERS

INTERRUPT TIMING	PARAMETER	67024-30(*)		67024-35		67024-45		67024-55		UNIT
SYMBOL		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	ONII
tas	Address set-up time	0 ≿	_	0	_	0	_	0	-	ns
twn	Write recovery time	0₹	_	0	_	0	_	0	-	ns
tins	Interrupt set time	-≧	25	_	30	-	35	_	40	ns
tinr	Interrupt reset time	- #	25	-	30	_	35	_	40	ns

^{(*).} Commercial only.

WAVEFORM OF INTERRUPT TIMING(1)






- Notes: 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A"...
 - 2. See Interrupt truth table.


 - Timing depends on which enable signal is asserted last.
 Timing depends on which enable signal is de-asserted first.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾



Note: 1. $\overline{CS} = V_{IH}$ for the duration of the above tirning (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)



Notes: 1. Don = Dot = VIL, $\overline{CS}_R = \overline{CS}_L = V_{IH}$, semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.

2. Either side "A" = left and side "B" = right, or side "A" = right and side "B" = left.

3. This parameter is measured from the point where R/WA or SEMA goes high until R/WB or SEMB goes high.

4. If tises is violated, the semaphore will fall positively to one side or the other, but there is no guaranteed which side will obtain the flag.

ORDERING INFORMATION

