

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



184-pin Unbuffered DDR DIMM Based on DDR400/333/266 64Mx8 SDRAM

Features

- 184-pin Unbuffered Dual In-Line Memory Module (UDIMM)
- 128Mx72 Error Check Correction (ECC) DDR UDIMM based on 64Mx8
- 128Mx64 (non-ECC) DDR UDIMM based on 64Mx8
- Performance:

	PC3200	PC2700	PC2100	Unit
Speed Sort	5/5T	6K	75B	
DIMM $\overline{\text{CAS}}$ Latency	2.5/3	2.5	2.5	
f_{CK} Clock Frequency	200	166	133	MHz
t_{CK} Clock Cycle	5	6	7.5	ns
f_{DQ} DQ Burst Frequency	400	333	266	MHz

- Intended for 133 and 166 MHz applications
- Inputs and outputs are SSTL-2 compatible
- $V_{\text{DD}} = V_{\text{DDQ}} = 2.5\text{V} \pm 0.2\text{V}$ ($2.6\text{V} \pm 0.1\text{V}$ for DDR400A/B)
- SDRAMs have 4 internal banks for concurrent operation
- Module has two physical banks
- Differential clock inputs

- Data is read or written on both clock edges
- DRAM DLL aligns DQ and DQS transitions with clock transitions.
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
 - DIMM $\overline{\text{CAS}}$ Latency: 2, 2.5, 3
 - Burst Type: Sequential or Interleave
 - Burst Length: 2, 4, 8
 - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 13/11/2 Addressing (row/column/bank)
- 7.8 μs Max. Average Periodic Refresh Interval
- Serial Presence Detect
- Gold contacts
- SDRAMs in 60-ball FBGA or 66-pin TSOP (II) Package

Description

NT1GD64S8HA0F, NT1GD64S8HB0G and NT1GD72S8PA0F are unbuffered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (UDIMM), organized as two banks of 64x64 or 64x72 (ECC) high-speed memory array. NT1GD64S8HA0F and NTG64S8HB0G both use sixteen 16Mx8 DDR SDRAM devices in 60-ball FBGA packages and in 66-pin TSOP (II) packages respectively. NT1GD72S8PA0F (ECC) uses eighteen 16Mx8 DDR SDRAM devices in 60-ball FBGA packages. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All NANYA DDR SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long footprint. The DIMM is intended for use in applications operating up to 200 MHz clock speeds and achieves high-speed data transfer rates of up to 400 MHz. Prior to any access operation, the device latency and burst type/ length/operation type must be programmed into the DIMM by address inputs A0-A12 and I/O inputs BA0 and BA1 using the mode register set cycle. The DIMM uses serial presence-detect implemented via a serial EEPROM using a standard IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The remaining 128 bytes are available for use by the customer.

Ordering Information

Part Number	Speed		Organization	Power	Leads
NT1GD64S8HA0F-5	DDR400A	PC3200	200MHz (5ns @ CL=2.5)	128Mx64	GOLD
		2.5-3-3	166MHz (6ns @ CL=2.5)		
NT1GD64S8PA0F-5T	DDR400B	PC3200	200MHz (5ns @ CL=3)	128Mx72	
NT1GD64S8HA0F-5T		3-3-3	166MHz (6ns @ CL=2.5)	128Mx64	
NT1GD64S8PA0F-6K	DDR333	PC2700	166MHz (6ns @ CL = 2.5)	128Mx72	
NT1GD64S8HA0F-6K		2.5-3-3	133MHz (7.5ns @ CL = 2)	128Mx64	
NT1GD64S8HB0G-6K					
NT1GD64S8HA0F -75B	DDR266B	PC2100	133MHz (7.5ns @ CL = 2.5)	128Mx64	2.5V
NT1GD64S8HB0G -75B		2.5-3-3	100MHz (10ns @ CL = 2)		

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Pin Description

CK0, CK1, CK2, $\overline{\text{CK0}}, \overline{\text{CK1}}, \overline{\text{CK2}}$	Differential Clock Inputs.	DQ0-DQ63	Data input/output
CKE0, CE1	Clock Enable	DQS0-DQS7	Bidirectional data strobes
$\overline{\text{RAS}}$	Row Address Strobe	DM0-DM7	Input Data Mask
$\overline{\text{CAS}}$	Column Address Strobe	V _{DD}	Power
$\overline{\text{WE}}$	Write Enable	V _{DDQ}	Supply voltage for DQs
S ₀ , S ₁	Chip Selects	V _{SS}	Ground
A0-A9, A11, A12	Address Inputs	NC	No Connect
A10/AP	Address Input/Auto-precharge	SCL	Serial Presence Detect Clock Input
BA0, BA1	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
V _{REF}	Ref. Voltage for SSTL_2 inputs	SA0-2	Serial Presence Detect Address Inputs
V _{DDID}	V _{DD} Identification flag.	V _{DDSPD}	Serial EEPROM positive power supply

Pinout

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V _{REF}	93	V _{SS}	32	A5	124	V _{SS}	62	V _{DDQ}	154	$\overline{\text{RAS}}$
2	DQ0	94	DQ4	33	DQ24	125	A6	63	$\overline{\text{WE}}$	155	DQ45
3	V _{SS}	95	DQ5	34	V _{SS}	126	DQ28	64	DQ41	156	V _{DDQ}
4	DQ1	96	V _{DDQ}	35	DQ25	127	DQ29	65	$\overline{\text{CAS}}$	157	S ₀
5	DQS0	97	DM0/DQS9	36	DQS3	128	V _{DDQ}	66	V _{SS}	158	S ₁
6	DQ2	98	DQ6	37	A4	129	DM3/DQS12	67	DQS5	159	DM5/DQS14
7	V _{DD}	99	DQ7	38	V _{DD}	130	A3	68	DQ42	160	V _{SS}
8	DQ3	100	V _{SS}	39	DQ26	131	DQ30	69	DQ43	161	DQ46
9	NC	101	NC	40	DQ27	132	V _{SS}	70	V _{DD}	162	DQ47
10	NC	102	NC	41	A2	133	DQ31	71	NC	163	NC
11	V _{SS}	103	NC	42	V _{SS}	134	NC	72	DQ48	164	V _{DDQ}
12	DQ8	104	V _{DDQ}	43	A1	135	NC	73	DQ49	165	DQ52
13	DQ9	105	DQ12	44	NC	136	V _{DDQ}	74	V _{SS}	166	DQ53
14	DQS1	106	DQ13	45	NC	137	CK0	75	$\overline{\text{CK2}}$	167	NC
15	V _{DDQ}	107	DM1/DQS10	46	V _{DD}	138	$\overline{\text{CK0}}$	76	CK2	168	V _{DD}
16	CK1	108	V _{DD}	47	NC	139	V _{SS}	77	V _{DDQ}	169	DM6/DQS15
17	$\overline{\text{CK1}}$	109	DQ14	48	A0	140	NC	78	DQS6	170	DQ54
18	V _{SS}	110	DQ15	49	NC	141	A10	79	DQ50	171	DQ55
19	DQ10	111	CKE1	50	V _{SS}	142	NC	80	DQ51	172	V _{DDQ}
20	DQ11	112	V _{DDQ}	51	NC	143	V _{DDQ}	81	V _{SS}	173	NC
21	CKE0	113	NC	52	BA1	144	NC	82	V _{DDID}	174	DQ60
22	V _{DDQ}	114	DQ20	KEY		KEY		83	DQ56	175	DQ61
23	DQ16	115	A12	53	DQ32	145	V _{SS}	84	DQ57	176	V _{SS}
24	DQ17	116	V _{SS}	54	V _{DDQ}	146	DQ36	85	V _{DD}	177	DM7/DQS16
25	DQS2	117	DQ21	55	DQ33	147	DQ37	86	DQS7	178	DQ62
26	V _{SS}	118	A11	56	DQS4	148	V _{DD}	87	DQ58	179	DQ63
27	A9	119	DM2/DQS11	57	DQ34	149	DM4/DQS13	88	DQ59	180	V _{DDQ}
28	DQ18	120	V _{DD}	58	V _{SS}	150	DQ38	89	V _{SS}	181	SA0
29	A7	121	DQ22	59	BA0	151	DQ39	90	WP	182	SA1
30	V _{DDQ}	122	A8	60	DQ35	152	V _{SS}	91	SDA	183	SA2
31	DQ19	123	DQ23	61	DQ40	153	DQ44	92	SCL	184	V _{DDSPD}

Note: All pin assignments are consistent for all 8-byte unbuffered versions.

Input/Output Functional Description


Symbol	Type	Polarity	Function
CK0, CK1, CK2, $\overline{CK0}, \overline{CK1}, \overline{CK2}$	(SSTL)	Cross point	The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling edge of CK. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
CKE0, CKE1	(SSTL)	Active High	Activates the DDR SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode.
$\overline{S0}, \overline{S1}$	(SSTL)	Active Low	Enables the associated DDR SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Physical Bank 0 is selected by S0; Bank 1 is selected by S1.
$\overline{RAS}, \overline{CAS}, \overline{WE}$	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, $\overline{RAS}, \overline{CAS}, \overline{WE}$ define the operation to be executed by the SDRAM.
V _{REF}	Supply		Reference voltage for SSTL-2 inputs
V _{DDQ}	Supply		Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
BA0, BA1	(SSTL)	-	Selects which SDRAM bank is to be active.
A0 - A9 A10/AP A11, A12	(SSTL)	-	During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke auto-precharge operation at the end of the Burst Read or Write cycle. If AP is high, auto-precharge is selected and BA0/BA1 defines the bank to be precharged. If AP is low, auto-precharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 - DQ63	(SSTL)	-	Data and Check Bit input/output pins operate in the same manner as on conventional DRAMs.
DQS0 - DQS7, DQS9 - DQS16	(SSTL)	Active High	Data strobes: Output with read data, input with write data. Edge aligned with read data, centered on write data. Used to capture write data.
DM0 - DM7	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.
V _{DD} , V _{SS}	Supply		Power and ground for the DDR SDRAM input buffers and core logic
SA0 - SA2		-	Address inputs. Connected to either V _{DD} or V _{SS} on the system board to configure the Serial Presence Detect EEPROM address.
SDA		-	This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V _{DD} to act as a pull-up.
SCL		-	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to V _{DD} to act as a pull-up.
V _{DDSPD}	Supply		Serial EEPROM positive power supply.

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Functional Block Diagram


2 Banks, 64Mx8 DDR SDRAMs, Non-ECC



- BA0-BA1 → BA0-BA1 : SDRAMs D0-D15
- A0-A12 → A0-A12 : SDRAMs D0-D15
- RAS → RAS : SDRAMs D0-D15
- CAS → CAS : SDRAMs D0-D15
- CKE0 → CKE : SDRAMs D0-D7
- CKE1 → CKE : SDRAMs D8-D15
- WE → WE : SDRAMs D0-D15



Notes :

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. DQ/DQS/DM/CKE/S relationships must be maintained as shown.
3. DQ, DQS, DM/DQS resistors: 22 Ohms.
4. V_{DDID} strap connections (for memory device V_{DD} , V_{DDQ}):
 STRAP OUT (OPEN): $V_{DD} = V_{DDQ}$
 STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ} .



* Clock Wiring	
Clock Input	SDRAMs
*CK0/CK0	4 SDRAMs
*CK1/CK1	6 SDRAMs
*CK2/CK2	6 SDRAMs

* Wire per Clock Loading Table/
Wiring Diagrams




NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM




Functional Block Diagram

2 Banks, 64Mx9 DDR SDRAMs, ECC




- BA0-BA1 → BA0-BA1 : SDRAMs D0-D17
- A0-A13 → A0-A13 : SDRAMs D0-D17
- RAS → RAS : SDRAMs D0-D17
- CAS → CAS : SDRAMs D0-D17
- CKE0 → CKE : SDRAMs D0-D8
- CKE1 → CKE : SDRAMs D9-D17
- WE → WE : SDRAMs D0-D17



* Clock Wiring	
Clock Input	SDRAMs
*CK0/CK0	6 SDRAMs
*CK1/CK1	6 SDRAMs
*CK2/CK2	6 SDRAMs

* Wire per Clock Loading Table/
Wiring Diagrams



- Notes :**
- DQ-to-I/O wiring may be changed within a byte.
 - DQ/DQS/DM/CKE/S relationships are maintained as shown.
 - DQ/DQS/DM/DQS resistors are 22 Ohms.
 - V_{DDID} strap connections (for memory device V_{DD}, V_{DDQ}):
 STRAP OUT (OPEN): V_{DD} = V_{DDQ}
 STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ}.

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Serial Presence Detect

(Part 1 of 3)

Byte	Description	SPD Entry Value	SPD Data Entry (Hex)	
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	SDRAM DDR	07	
3	Number of Row Addresses on Assembly	13	0D	
4	Number of Column Addresses on Assembly	11	0B	
5	Number of DIMM Bank	2	02	
6	Data Width of Assembly	Non-ECC	x64	40
		ECC	x72	48
7	Data Width of Assembly (cont')	Non-ECC	x64	00
		ECC	x72	00
8	Voltage Interface Level of this Assembly	SSTL 2.5V	04	
9	DDR SDRAM Device Cycle Time CL=2.5 (DDR266B/333/400A) CL=3(DDR400B)	DDR266B	7.5ns	75
		DDR333	6.0ns	60
		DDR400B	5.0ns	50
		DDR400A	5.0ns	50
10	DDR SDRAM Device Access Time from Clock CL=2.5 (DDR266B/333/400A) CL=3(DDR400B)	DDR266B	0.75ns	75
		DDR333	0.70ns	70
		DDR400B	0.60ns	60
		DDR400A	0.60ns	60
11	DIMM Configuration Type	Non-ECC	Non-Parity	00
		ECC	ECC	02
12	Refresh Rate/Type	SR/1x(7.8us)	82	
13	Primary DDR SDRAM Width	x8	08	
14	Error Checking DDR SDRAM Device Width	Non-ECC	N/A	00
		ECC	x8	08
15	DDR SDRAM Device Attr: Min CLK Delay, Random Col Access	1 Clock	01	
16	DDR SDRAM Device Attributes: Burst Length Supported	2,4,8	0E	
17	DDR SDRAM Device Attributes: Number of Device Banks	4	04	
18	DDR SDRAM Device Attributes: CAS Latencies Supported	DDR266B	2/2.5	0C
		DDR333	2/2.5	0C
		DDR400B	2.5/3	1C
		DDR400A	2/2.5	0C
19	DDR SDRAM Device Attributes: CS Latency	0	01	
20	DDR SDRAM Device Attributes: WE Latency	1	02	
21	DDR SDRAM Device Attributes:	Differential Clock	20	
22	DDR SDRAM Device Attributes: General	DDR266B/ DDR333	±0.2V Tolerance	00
		DDR400A/B	±0.1V Tolerance	00
23	Minimum Clock Cycle CL=2.5	DDR266B	10ns	A0
		DDR333	7.5ns	75
		DDR400B	6	60
		DDR400A	5	50
24	Maximum Data Access Time from Clock at CL=2 (DDR266B/333) CL=2.5 (DDR400A/B)	DDR266B	0.75ns	75
		DDR333	0.70ns	70
		DDR400B	0.70ns	70
		DDR400A	0.60ns	60

Serial Presence Detect (Part 2 of 3)

25	Minimum Clock Cycle Time at CL=1 (DDR266B/333) CL=2 (DDR400A/B)	DDR266B	N/A	00
		DDR333	N/A	00
		DDR400B	7.50ns	75
		DDR400A	N/A	00
26	Maximum Data Access Time from Clock at CL=1 (DDR266B/333) CL=2 (DDR400A/B)	DDR266B	N/A	00
		DDR333	N/A	00
		DDR400B	7.50ns	75
		DDR400A	N/A	00
27	Minimum Row Precharge Time (t_{RP})	DDR266B	20ns	50
		DDR333	18ns	48
		DDR400B	15ns	3C
		DDR400A	15ns	3C
28	Minimum Row Active to Row Active delay (t_{RRD})	DDR266B	15ns	3C
		DDR333	12ns	30
		DDR400B	10ns	28
		DDR400A	10ns	28
29	Minimum RAS to CAS delay (t_{RCD})	DDR266B	20ns	50
		DDR333	18ns	48
		DDR400B	15	3C
		DDR400A	15	3C
30	Minimum RAS Pulse Width (t_{RAS})	DDR266B	45ns	2D
		DDR333	42ns	2A
		DDR400B	40ns	28
		DDR400A	40ns	28
31	Module Bank Density		512MB	80
32	Address and Command Setup Time Before Clock	DDR266B	0.90ns	90
		DDR333	0.75ns	75
		DDR400B	0.60ns	60
		DDR400A	0.60ns	60
33	Address and Command Hold Time After Clock	DDR266B	0.90ns	90
		DDR333	0.75ns	75
		DDR400B	0.60ns	60
		DDR400A	0.60ns	60
34	Data Input Setup Time Before Clock	DDR266B	0.50ns	50
		DDR333	0.45ns	45
		DDR400B	0.40ns	40
		DDR400A	0.40ns	40
35	Data Input Hold Time After Clock	DDR266B	0.50ns	50
		DDR333	0.45ns	45
		DDR400B	0.40ns	40
		DDR400A	0.40ns	40
36-40	Reserved		Reserved	00
41	Minimum Active/Auto-refresh Time (t_{RC})		60ns	3C
42	Auto-refresh to Active/Auto-refresh Command Period (t_{RFC})		72ns	48
43	Max Cycle Time ($t_{CK\ max}$)		12ns	30
44	Maximum DQS-DQ Skew Time (t_{DQSQ})		0.4ns	28
45	Maximum Read Data Hold Skew Factor (t_{QHS})		0.55ns	55

Serial Presence Detect (Part 3 of 3)

46-61	Reserved		Reserved	00
62	SPD Revision		Initial	00
63	Checksum Data	Non ECC	DDR266B	54
			DDR333	CE
			DDR400B	18
			DDR400A	0E
		ECC	DDR266B	5E
			DDR333	D8
			DDR400B	22
			DDR400A	18
64-71	Manufacturer's JEDEC ID Code	NANYA	7F7F7F0B00000000	
72	Module Manufacturing Location	N/A	00	
73-90	Module Part number	N/A	00	
91-92	Module Revision Code	N/A	00	
93-94	Module Manufacturing Data yy= Binary coded decimal year code, 0-99(Decimal), 00-63(Hex) ww= Binary coded decimal year code, 01-52(Decimal), 01-34(Hex)	Year/Week Code	yy/ww	
95-98	Module Serial Number	Serial Number	00	
99-255	Reserved	Reserved	00	

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{IN}, V_{OUT}	Voltage on I/O pins relative to V_{SS}	-0.5 to $V_{DDQ} + 0.5$	V
V_{IN}	Voltage on Input relative to V_{SS}	-0.5 to +3.6	V
V_{DD}	Voltage on V_{DD} supply relative to V_{SS}	-0.5 to +3.6	V
V_{DDQ}	Voltage on V_{DDQ} supply relative to V_{SS}	-0.5 to +3.6	V
T_A	Operating Temperature (Ambient)	0 to +70	°C
T_{STG}	Storage Temperature (Plastic)	-55 to +150	°C
P_D	Power Dissipation	16	W
I_{OUT}	Short Circuit Output Current	50	mA

Note: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics and Operating Conditions

$T_A = 0\text{ °C} \sim 70\text{ °C}$; $V_{DDQ} = V_{DD} = 2.5V \pm 0.2V$ (DDR266B/333); $V_{DDQ} = V_{DD} = 2.6V \pm 0.1V$ (DDR400A/400B)

Symbol	Parameter	Min	Max	Units	Notes	
V_{DD}	Supply Voltage	DDR266B/333	2.3	2.7	V	1
		DDR400A/B	2.5			
V_{DDQ}	I/O Supply Voltage	DDR266B/333	2.3	2.7	V	1
		DDR400A/B	2.5			
V_{SS}, V_{SSQ}	Supply Voltage, I/O Supply Voltage	0	0	V		
V_{REF}	I/O Reference Voltage	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	1, 2	
V_{TT}	I/O Termination Voltage (System)	$V_{REF} - 0.04$	$V_{REF} + 0.04$	V	1, 3	
$V_{IH(DC)}$	Input High (Logic1) Voltage	$V_{REF} + 0.15$	$V_{DDQ} + 0.3$	V	1	
$V_{IL(DC)}$	Input Low (Logic0) Voltage	-0.3	$V_{REF} - 0.15$	V	1	
$V_{IN(DC)}$	Input Voltage Level, CK and \overline{CK} Inputs	-0.3	$V_{DDQ} + 0.3$	V	1	
$V_{ID(DC)}$	Input Differential Voltage, CK and \overline{CK} Inputs	0.30	$V_{DDQ} + 0.6$	V	1, 4	
I_I	Input Leakage Current	-10	10	μA	1	
	Any input $0V \leq V_{IN} \leq V_{DD}$; (All other pins not under test = 0V)					
I_{OZ}	Output Leakage Current	-10	10	μA	1	
	(DQs are disabled; $0V \leq V_{out} \leq V_{DDQ}$)					
I_{OH}	Output High Current	-16.8	-	mA	1	
	($V_{OUT} = V_{DDQ} - 0.373V$, min V_{REF} , min V_{TT})					
I_{OL}	Output Low Current	16.8	-	mA	1	
	($V_{OUT} = 0.373$, max V_{REF} , max V_{TT})					


- Inputs are not recognized as valid until V_{REF} stabilizes.
- V_{REF} is expected to be equal to $0.5 V_{DDQ}$ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value.
- V_{TT} is not applied directly to the DIMM. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in the DC level of V_{REF} .
- V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .

AC Characteristics

Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.)

1. All voltages referenced to V_{SS} .
2. Tests for AC timing, I_{DD} , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, \overline{CK}), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$ unless otherwise specified.
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

AC Output Load Circuits



AC Operating Conditions

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.5\text{V} \pm 0.2\text{V}$ (DDR266B/333); $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$ (DDR400A/400B)

Symbol	Parameter/Condition	Min	Max	Unit	Notes
$V_{IH(AC)}$	Input High (Logic 1) Voltage.	$V_{REF} + 0.31$		V	1, 2
$V_{IL(AC)}$	Input Low (Logic 0) Voltage.		$V_{REF} - 0.31$	V	1, 2
$V_{ID(AC)}$	Input Differential Voltage, CK and \overline{CK} Inputs	0.62	$V_{DDQ} + 0.6$	V	1, 2, 3
$V_{IX(AC)}$	Input Differential Pair Cross Point Voltage, CK and \overline{CK} Inputs	$(0.5 * V_{DDQ}) - 0.2$	$(0.5 * V_{DDQ}) + 0.2$	V	1, 2, 4

1. Input slew rate = 1V/ ns.
2. Inputs are not recognized as valid until V_{REF} stabilizes.
3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .
4. The value of V_{IX} is expected to equal $0.5 * V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Operating, Standby, and Refresh Currents

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; Non-ECC, $V_{DDQ} = V_{DD} = 2.5\text{V} \pm 0.2\text{V}$ (DDR266B/333); $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$ (DDR400A/400B)

Symbol	Parameter/Condition	DDR400 (5/5T)	DDR333 (6K)	DDR266 (75B)	Unit	Notes
IDD0	Operating Current: one bank; active/precharge; $t_{RC} = t_{RC(MIN)}$; $t_{CK} = t_{CK(MIN)}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	1643	1466	1357	mA	1,2
IDD1	Operating Current: one bank; active/read/precharge; Burst = 2; $t_{RC} = t_{RC(MIN)}$; CL=2.5; $t_{CK} = t_{CK(MIN)}$; $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle	1773	1625	1625	mA	1,2
IDD2P	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL(MAX)}$; $t_{CK} = t_{CK(MIN)}$	165	165	165	mA	1,2
IDD2N	Idle Standby Current: $CS \geq V_{IH(MIN)}$; all banks idle; $CKE \geq V_{IH(MIN)}$; $t_{CK} = t_{CK(MIN)}$; address and control inputs changing once per clock cycle	600	533	533	mA	1,2
IDD3P	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(MAX)}$; $t_{CK} = t_{CK(MIN)}$	250	214	214	mA	1,2
IDD3N	Active Standby Current: one bank; active/precharge; $CS \geq V_{IH(MIN)}$; $CKE \geq V_{IH(MIN)}$; $t_{RC} = t_{RAS(MAX)}$; $t_{CK} = t_{CK(MIN)}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	883	765	765	mA	1,2
IDD4R	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; $t_{CK} = t_{CK(MIN)}$; $I_{OUT} = 0\text{mA}$	2230	1840	1840	mA	1,2
IDD4W	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; $t_{CK} = t_{CK(MIN)}$	1901	1720	1560	mA	1,2
IDD5	Auto-Refresh Current: $t_{RC} = t_{RFC(MIN)}$	4538	3429	3429	mA	1,2,3
IDD6	Self-Refresh Current: $CKE \leq 0.2\text{V}$	64	64	64	mA	1,2
IDD7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC(min)}$; $I_{OUT} = 0\text{mA}$.	4614	3774	3549	mA	1,2

1. IDD specifications are tested after the device is properly initialized.
2. Input slew rate = 1V/ ns.
3. Current at 7.8 μs is time averaged value of IDD5 at $t_{RFC(MIN)}$ and IDD2P over 7.8 μs .

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



AC Timing Specifications for DDR SDRAM Devices Used on Module

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.5\text{V} \pm 0.2\text{V}$ (DDR266B/333); (DDR266B/333 Part 1 of 2)

Symbol	Parameter	6K		75B		Unit	Notes	
		Min.	Max.	Min.	Max.			
t_{AC}	DQ output access time from CK/ $\overline{\text{CK}}$	-0.7	+0.7	-0.75	+0.75	ns	1-4	
t_{DQSCK}	DQS output access time from CK/ $\overline{\text{CK}}$	-0.7	+0.7	-0.75	+0.75	ns	1-4	
t_{CH}	CK high-level width	0.45	0.55	0.45	0.55	t_{CK}	1-4	
t_{CL}	CK low-level width	0.45	0.55	0.45	0.55	t_{CK}	1-4	
t_{CK}	Clock cycle time	CL=2.5	6	12	7.5	12	ns	1-4
		CL=2	7.5	12	10	12	ns	1-4
t_{DH}	DQ and DM input hold time	0.45		0.5		ns	1-4, 15, 16	
t_{DS}	DQ and DM input setup time	0.45		0.5		ns	1-4, 15, 16	
t_{DIPW}	DQ and DM input pulse width (each input)	1.75		1.75		ns	1-4	
t_{HZ}	Data-out high-impedance time from CK/ $\overline{\text{CK}}$	-0.7	+0.7	-0.75	+0.75	ns	1-4, 5	
t_{LZ}	Data-out low-impedance time from CK/ $\overline{\text{CK}}$	-0.7	+0.7	-0.75	+0.75	ns	1-4, 5	
t_{DQSQ}	DQS-DQ skew (DQS & associated DQ signals)		0.45		0.5	ns	1-4	
t_{HP}	Minimum half clk period for any given cycle; defined by clk high (t_{CH}) or clk low (t_{CL}) time	t_{CH} or t_{CL}		t_{CH} or t_{CL}		t_{CK}	1-4	
t_{QH}	Data output hold time from DQS	$t_{HP} - t_{QHS}$		$t_{HP} - t_{QHS}$		t_{CK}	1-4	
t_{QHS}	Data hold Skew Factor		0.55		0.75	ns	1-4	
t_{DQSS}	Write command to 1st DQS latching transition	0.75	1.25	0.75	1.25	t_{CK}	1-4	
t_{DQSL} , t_{DQSH}	DQS input low (high) pulse width (write cycle)	0.35		0.35		t_{CK}	1-4	
t_{DSS}	DQS falling edge to CK setup time (write cycle)	0.2		0.2		t_{CK}	1-4	
t_{DSH}	DQS falling edge hold time from CK (write cycle)	0.2		0.2		t_{CK}	1-4	
t_{MRD}	Mode register set command cycle time	2		2		t_{CK}	1-4	
t_{WPRES}	Write preamble setup time	0		0		ns	1-4, 7	
t_{WPST}	Write postamble	0.40	0.60	0.40	0.60	t_{CK}	1-4, 6	
t_{WPRE}	Write preamble	0.25		0.25		t_{CK}	1-4	
t_{IH}	Address and control input hold time (fast slew rate)	0.75		0.9		ns	2-4, 9, 11, 12	
t_{IS}	Address and control input setup time (fast slew rate)	0.75		0.9		ns	2-4, 9, 11, 12	
t_{IH}	Address and control input hold time (slow slew rate)	0.8		1.0		ns	2-4, 10, 11, 12, 14	

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



AC Timing Specifications for DDR SDRAM Devices Used on Module

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.5\text{V} \pm 0.2\text{V}$ (DDR266B/333); (DDR266B/333 Part 2 of 2)

Symbol	Parameter	6K		75B		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{IS}	Address and control input setup time (slow slew rate)	0.8		1.0		ns	2-4, 10-12, 14
t_{IPW}	Input pulse width	2.2		2.2		ns	2-4, 12
$t_{RP RE}$	Read preamble	0.9	1.1	0.9	1.1	t_{CK}	1-4
$t_{RP ST}$	Read postamble	0.40	0.60	0.40	0.60	t_{CK}	1-4
t_{RAS}	Active to Precharge command	42ns	120us	45ns	120us		1-4
t_{RC}	Active to Active/Auto-refresh command period	60		65		ns	1-4
t_{RFC}	Auto-refresh to Active/Auto-refresh command period	72		75		ns	1-4
t_{RCD}	Active to Read or Write delay	18		20		ns	1-4
t_{RAP}	Active to Read Command with Auto-precharge	18		20		ns	1-4
t_{RP}	Precharge command period	18		20		ns	1-4
t_{RRD}	Active bank A to Active bank B command	12		15		ns	1-4
t_{WR}	Write recovery time	15		15		ns	1-4
t_{DAL}	Auto-precharge write recovery + precharge time	$(\frac{t_{WR}}{t_{CK}}) + (\frac{t_{RP}}{t_{CK}})$		$(\frac{t_{WR}}{t_{CK}}) + (\frac{t_{RP}}{t_{CK}})$		t_{CK}	1-4, 13
t_{WTR}	Internal write to read command delay	1		1		t_{CK}	1-4
t_{PDEX}	Power down exit time	6		7.5		ns	1-4
t_{XSNR}	Exit self-refresh to non-read command	75		75		ns	1-4
t_{XSRD}	Exit self-refresh to read command	200		200		t_{CK}	1-4
t_{REFI}	Average Periodic Refresh Interval		7.8		7.8	μs	1-4, 8

AC Timing Specifications for DDR SDRAM Devices Used on Module

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$ (DDR400A/400B) (DDR400A/B Part 1 of 2)

Symbol	Parameter	5		5T		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{AC}	DQ output access time from CK/ $\overline{\text{CK}}$	-0.6	+0.6	-0.6	+0.6	ns	1-4
$t_{DQ\text{SCK}}$	DQS output access time from CK/ $\overline{\text{CK}}$	-0.5	+0.5	-0.5	+0.5	ns	1-4
t_{CH}	CK high-level width	0.45	0.55	0.45	0.55	t_{CK}	1-4
t_{CL}	CK low-level width	0.45	0.55	0.45	0.55	t_{CK}	1-4
t_{CK}	Clock cycle time	CL=3		5	12	ns	1-4
		CL=2.5	5	12	6	12	
		CL=2	6	12			ns
t_{DH}	DQ and DM input hold time	0.4		0.4		ns	1-4, 15, 16
t_{DS}	DQ and DM input setup time	0.4		0.4		ns	1-4, 15, 16
t_{DIPW}	DQ and DM input pulse width (each input)	1.75		1.75		ns	1-4
t_{HZ}	Data-out high-impedance time from CK/ $\overline{\text{CK}}$	-0.6	+0.6	-0.6	+0.6	ns	1-4, 5
t_{LZ}	Data-out low-impedance time from CK/ $\overline{\text{CK}}$	-0.6	+0.6	-0.6	+0.6	ns	1-4, 5
t_{DQSQ}	DQS-DQ skew (DQS & associated DQ signals)		0.4		0.4	ns	1-4
t_{HP}	Minimum half clk period for any given cycle; defined by clk high (t_{CH}) or clk low (t_{CL}) time	t_{CH} or t_{CL}		t_{CH} or t_{CL}		t_{CK}	1-4
t_{QH}	Data output hold time from DQS	$t_{HP} -$ t_{QHS}		$t_{HP} -$ t_{QHS}		t_{CK}	1-4
t_{QHS}	Data hold Skew Factor		0.5		0.5	ns	1-4
t_{DQSS}	Write command to 1st DQS latching transition	0.72	1.28	0.72	1.28	t_{CK}	1-4
t_{DQSL} , t_{DQSH}	DQS input low (high) pulse width (write cycle)	0.35		0.35		t_{CK}	1-4
t_{DSS}	DQS falling edge to CK setup time (write cycle)	0.2		0.2		t_{CK}	1-4
t_{DSH}	DQS falling edge hold time from CK (write cycle)	0.2		0.2		t_{CK}	1-4
t_{MRD}	Mode register set command cycle time	2		2		t_{CK}	1-4
t_{WPRES}	Write preamble setup time	0		0		ns	1-4, 7
t_{WPST}	Write postamble	0.40	0.60	0.40	0.60	t_{CK}	1-4, 6
t_{WPRE}	Write preamble	0.25		0.25		t_{CK}	1-4
t_{IH}	Address and control input hold time (fast slew rate)	0.6		0.6		ns	2-4, 9, 11, 12
t_{IS}	Address and control input setup time (fast slew rate)	0.6		0.6		ns	2-4, 9, 11, 12
t_{IH}	Address and control input hold time (slow slew rate)	0.7		0.7		ns	2-4, 10, 11, 12, 14

AC Timing Specifications for DDR SDRAM Devices Used on Module

$T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}$ (DDR400A/400B) (DDR400A/B Part 2 of 2)

Symbol	Parameter	5		5T		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{IS}	Address and control input setup time (slow slew rate)	0.7		0.7		ns	2-4, 10-12, 14
t_{IPW}	Input pulse width	2.2		2.2		ns	2-4, 12
$t_{RP RE}$	Read preamble	0.9	1.1	0.9	1.1	t_{CK}	1-4
$t_{RP ST}$	Read postamble	0.40	0.60	0.40	0.60	t_{CK}	1-4
t_{RAS}	Active to Precharge command	40ns	120us	40ns	120us		1-4
t_{RC}	Active to Active/Auto-refresh command period	55		55		ns	1-4
t_{RFC}	Auto-refresh to Active/Auto-refresh command period	70		70		ns	1-4
t_{RCD}	Active to Read or Write delay	15		15		ns	1-4
t_{RAP}	Active to Read Command with Auto-precharge	15		15		ns	1-4
t_{RP}	Precharge command period	15		15		ns	1-4
t_{RRD}	Active bank A to Active bank B command	10		10		ns	1-4
t_{WR}	Write recovery time	15		15		ns	1-4
t_{DAL}	Auto-precharge write recovery + precharge time	$(t_{WR}/t_{CK}) + (t_{RP}/t_{CK})$		$(t_{WR}/t_{CK}) + (t_{RP}/t_{CK})$		t_{CK}	1-4, 13
t_{WTR}	Internal write to read command delay	2		2		t_{CK}	1-4
t_{PDEX}	Power down exit time	5		5		ns	1-4
t_{XSNR}	Exit self-refresh to non-read command	75		75		ns	1-4
t_{XSRD}	Exit self-refresh to read command	200		200		t_{CK}	1-4
t_{REFI}	Average Periodic Refresh Interval		7.8		7.8	μs	1-4, 8

AC Timing Specification Notes

- Input slew rate = 1V/ns.
- The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$ is V_{REF} .
- Inputs are not recognized as valid until V_{REF} stabilizes.
- The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V_{TT} .
- t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- The specific requirement is that DQS be valid (high, low, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from high to low at this time, depending on t_{DQSS} .
- A maximum of eight Auto refresh commands can be posted to any given DDR SDRAM device.
- For command/address input slew rate ≥ 1.0 V/ns. Slew rate is measured between $V_{\text{OH(AC)}}$ and $V_{\text{OL(AC)}}$.
- For command/address input slew rate ≥ 0.5 V/ns and < 1.0 V/ns. Slew rate is measured between $V_{\text{OH(AC)}}$ and $V_{\text{OL(AC)}}$.
- CK/ $\overline{\text{CK}}$ slew rates are ≥ 1.0 V/ns.
- These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester characterization.
- For each of the terms in parentheses, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time. For example, for PC2100 at CL= 2.5, $t_{\text{DAL}} = (15\text{ns}/7.5\text{ns}) + (20\text{ns}/7.0\text{ns}) = 2 + 3 = 5$.
- An input setup and hold time derating table is used to increase t_{IS} and t_{IH} in the case where the input slew rate is below 0.5 V/ns.

Input Slew Rate	Delta (t_{IS})	Delta (t_{IH})	Unit	Note
0.5 V/ns	0	0	ps	1, 2
0.4 V/ns	+50	0	ps	1, 2
0.3 V/ns	+100	0	ps	1, 2

- Input slew rate is based on the lesser of the slew rates determined by either $V_{\text{IH(AC)}}$ to $V_{\text{IL(AC)}}$ or $V_{\text{IH(DC)}}$ to $V_{\text{IL(DC)}}$, similarly for rising transitions.
- These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

- An input setup and hold time derating table is used to increase t_{DS} and t_{DH} in the case where the I/O slew rate is below 0.5 V/ns.

Input Slew Rate	Delta (t_{DS})	Delta (t_{DH})	Unit	Note
0.5 V/ns	0	0	ps	1, 2
0.4 V/ns	+75	+75	ps	1, 2
0.3 V/ns	+150	+150	ps	1, 2

- I/O slew rate is based on the lesser of the slew rates determined by either $V_{\text{IH(AC)}}$ to $V_{\text{IL(AC)}}$ or $V_{\text{IH(DC)}}$ to $V_{\text{IL(DC)}}$, similarly for rising transitions.
- These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

- An I/O Delta Rise, Fall Derating table is used to increase t_{DS} and t_{DH} in the case where DQ, DM, and DQS slew rates differ.

Delta Rise and Fall Rate	Delta (t_{DS})	Delta (t_{DH})	Unit	Note
0.0 ns/V	0	0	ps	1-4
0.25 ns/V	+50	+50	ps	1-4
0.5 ns/V	+100	+100	ps	1-4


- Input slew rate is based on the lesser of the slew rates determined by either $V_{\text{IH(AC)}}$ to $V_{\text{IL(AC)}}$ or $V_{\text{IH(DC)}}$ to $V_{\text{IL(DC)}}$, similarly for rising transitions.
- Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.
- The delta rise, fall rate is calculated as: $[1/(\text{slew rate 1})] - [1/(\text{slew rate 2})]$
For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns. Delta rise, fall = $(1/0.5) - (1/0.4)$ [ns/V] = -0.5 ns/V
Using the table above, this would result in an increase in t_{DS} and t_{DH} of 100 ps.
- These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Package Dimensions

Non-ECC, x16 wide BGA devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.


Units: Millimeters (Inches)

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Package Dimensions

ECC, x16 wide BGA devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

NT1GD64S8HA0F / NT1GD64S8HB0G
NT1GD64S8PA0F
1GB : 128M x 64 (Non-ECC), 128M x 72 (ECC)
PC3200 / PC2700 / PC2100 Unbuffered DDR DIMM



Revision Log

Rev	Date	Modification
0.1	05/2003	Preliminary Release
0.2	05/2003	General formatting
1.0	12/12/2003	Release
1.1	Dec 17,2003	Update to format. Added ECC devices. Combined all 1GB device to spec.
1.2	Dec 19, 2003	Updated IDD with calculated values taken from devices.

Nanya Technology Corporation

Hwa Ya Technology Park 669

Fu Hsing 3rd Rd., Kueishan,

Taoyuan, 333, Taiwan, R.O.C.

Tel: +886-3-328-1688

Please visit our home page for more information: www.nanya.com

Printed in Taiwan

©2003