## **SRAM**

# 256K x 1 SRAM

#### **FEATURES**

- High speed: 10\*, 12\*, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and output are TTL compatible

OPTIONS	MARKING
<ul> <li>Timing</li> </ul>	
10ns access	-10*
12ns access	-12*
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35

• Packages

2V data retention

Plastic DIP (300 mil) Plastic SOJ (300 mil)

None DI

NOTE: Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

2V data retention     2V data retention, low power	LP
Temperature	
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	ΑT
Extended (-55°C to +125°C)	XT

Part Number Example: MT5C2561DJ-15 LP IT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) with all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW.

#### PIN ASSIGNMENT (Top View)

#### 24-Pin DIP

(SA-3)

A0 [	1	24	] Vo
A1 [	2	23	A1
A2 [	3	22	A1
A3 [	4	21	A1
A4 [	5	20	) A1
A5 [	6	19	) A1
A6 [	7	18	) A1
A7 [	8	17	A1
A8 [	9		] A1
Q [	10	15	A9
WE [	11	14	D
Vss [	12	13	] ĈĪ

# **24-Pin SOJ** (SD-1)

AO d	1	24	J Vcc
A1 [	2	23	A17
A2 [	3	22	A16
A3 [	4	21	D A15
A4 [	5	20	A14
A5 C	6	19	A13
A6 [	7	18	A12
A7 [	8	17	A11
A8 [	9	16	₽ A10
Q	10	15	□ A9
WE	11	14	סם
Vss [	12	13	CE


The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "LP" version provides a reduction in both operating current (Icc) and TTL standby current (Isb1). The latter is achieved through the use of gated inputs on the  $\overline{WE}$  and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

<sup>\*</sup>Preliminary

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	X	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

#### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Supply Relative to V	7ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
Voltage on any pin relative to Vss	1V to Vcc +1V

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indi-

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

torage Temperature (Plastic) Power Dissipationhort Circuit Output Current Poltage on any pin relative to Vss	1W 50mA	device at these cated in the op implied. Expos for extended p	erational ure to abs	sections of t solute maxin	his specitic num rating	ation is not
ELECTRICAL CHARACTEF 0°C ≤ T <sub>A</sub> ≤ 70°C; Vcc = 5V ±10%) DESCRIPTION	CONDITIONS	MMENDED D	C OPE	RATING (	UNITS	ONS
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	lон = -4.0mA	Voн	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	11
Supply Voltage		Vcc	4.5	5.5	l v	1 1

						М	AX _			<u> </u>	
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10* <sup>†</sup>	-12 <sup>+†</sup>	-15 <sup>†</sup>	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	85	180	160	140	120	110	90	mA	3, 14
	"LP" VERSION	lcc	65	-	-	-	110	100	80	mA	3, 14
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; Vcc = MAX f = MAX = 1 / <sup>t</sup> RC Outputs Open	ISB1	11	45	40	30	30	25	25	mA	14
	"LP" VERSION	ISB1	3	-			7	7	7	mA	14
CE ≥ Vcc -0.2V; Vcc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0		ISB2	0.6	5	5	5	5	5	7	mA	14

<sup>\*</sup>Preliminary

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Co	5	рF	4
Output oupusitation					

<sup>&</sup>lt;sup>†</sup> LP version not available with this speed.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13)  $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DECODIDEION		-10* -12* -15		15	5 -20			25	-35						
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MiN	MAX	MIN	мах	UNITS	NOTES
READ Cycle	IEAD Cycle														
READ cycle time	†RC	10		12		15		20		25		35		ns	
Address access time	t <b>AA</b>		10		12		15		20		25		35	ns	
Chip Enable access time	tACE		10		12		15		20		25		35	ns	
Output hold from address change	<sup>t</sup> OH	2		3		3		3		5		5		ns	
Chip Enable to output in Low-Z	LZCE	3		4		4		4		6		6		ns	7
Chip disable to output in High-Z	†HZCE		6		8		8		9		9		15	ns	6, 7
Chip Enable to power-up time	<sup>‡</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	ДÐ		10		12		15		20		25		35	ns	
WRITE Cycle															
WRITE cycle time	tWC	10		12		15		20		25		30		ns	
Chip Enable to end of write	tCM	9		10		10		15		15		20		ns	
Address valid to end of write	¹AW	9		10		10		15		15		20		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		ns	
WRITE pulse width	tWP	9		10		10		15		15		20		ns	
Data setup time	<sup>t</sup> DS	6		7	_	7		10		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		4		4		4		5		5		ns	7
Write Enable to output in High-Z	¹HZWE		6_		7		7		10		10		15	ns	6, 7

<sup>\*</sup>Preliminary

**EQUIVALENT** 

# **5 VOLT SRAM**

#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 0 +5V +5V 480 Q 480 5 pF 5 pF

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < tRC/2.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.


**EQUIVALENT** 

- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Refer to the IT/XT/AT section of Micron's SRAM
   Data Book for applicable non-commercial temperature
   range specifications.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.


#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP Versions Only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		35	300	μА	
Data Heterition Current	or $\leq 0.2V$ $Vcc = 3$		ICCDR		90	500	μА	
Chip Deselect to Data Retention Time			tCDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


#### LOW Vcc DATA RETENTION WAVEFORM




#### READ CYCLE NO. 18,9



#### READ CYCLE NO. 27,8,10



# WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 7, 12 (Write Enable Controlled)

