

VERY FAST CMOS 8K x 8 CACHE TAGRAM

- 8K x 8 CMOS SRAM with ONBOARD COMPARATOR
- ADDRESS to COMPARE ACCESS TIME: 20, 25, 35ns
- FAST CHIP SELECT COMPARE ACCESS 10ns
- MATCH OUTPUT with FAST TAG DATA to COMPARE ACCESS of 12ns Max
- STATIC OPERATION NO CLOCKS or TIMING STROBES REQUIRED
- ALL INPUTS and OUTPUTS ARE FULLY TTL COMPATIBLE
- FULL CMOS for LOW POWER OPERATION
- OPEN DRAIN MATCH OUTPUT
- 28 PIN 300 MIL DIP & 28 PIN 300 MIL SOJ

TRUTH TABLE $\overline{\mathbf{w}}$ ร G RS Mode DQ Match Х Х Χ Reset Clear L High-Z Invalid Х Н Χ Deselect Н High-Z Invalid Н L Н Н Miss D_{IN} Low Н L Н Н Match D_{IN} High-Z Н L L Η Read **Q**OUT Invalid L L Х Н Write D_{IN} Invalid

Note: MATCH is High-Z during an invalid state

PIN NAMES

A0 - A12	Address Inputs
DQ0 - DQ7	Data Inputs / Outputs
MATCH	Comparator Output
s	Chip Select
G	Output Enable
w	Write Enable
RS	Rest Flash Clear
V _{CC} , GND	5 Volts, Ground





Figure 1. Pin Connection



July 1994 1/14

DESCRIPTION

The MK48S74 is a 65, 536 fast static cache TAGRAM™ organized as 8K x 8 bits. It is fabricated using SGS-THOMSON's low power, high performance HCMOS4 technology. The MK48S74 features fully static operation requiring no external clocks or timing strobes, and equal access and cycle times. The device requires a single 5V \pm 5 % supply and is fully TTL compatible. The MK48S74 has a fast Chip Select control for high speed operation to the Match Compare valid, and device select/deselect operations. Additionally, the MK48S74 provides a Reset Clear, and MATCH compare pin. The Reset Clear input provides an asynchronous RAM clear control which clears all internal RAM bits to zero in only two cycles. The MATCH output features an open drain for wired-OR operations. During a MATCH compare cycle, an on-board 8-bit comparator compares the Data Inputs (8-bit TAG) at the specified address index (A0-A12) to the internal RAM data. If a miss condition exists, where at least one bit of TAG data does not match the internal RAM, then the MATCH output issues a LOW miss signal.

OPERATIONS READ MODE

The MK48S74 is in the read mode whenever Write Enable (\overline{W}) is HIGH with Output Enable (\overline{G}) LOW and Chip Select (S) is active. This provides access to data from eight of 65, 536 locations in the static memory array. The unique address specified by the 13 address inputs defines which one of the 8192-8-bit bytes is to be accessed. Valid data will be available at the eight Output pins within tayov after the last stable address, providing G is LOW and S is LOW. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (tslqv or tglqv rather than the addresses. The state of the DQ pins is controlled by the \overline{S} , \overline{G} and \overline{W} control signals. Data out may be inderterminate at tsLQX and tGLQX but data lines will always be valid at tayov.

READ CYCLE TIMING - Electrical Characteristics and Recommended AC Operating Conditions $(0^{\circ}C \le T_{A} \le +70^{\circ}C; \ V_{CC} = 5V \pm 5\%)$

Sym	ıbol	Parameter	2	! 0	2	5	35		Unit	Notes
Std	Alt	Talameter	Min.	Мах.	Min.	Max.	Min.	Мах.	Onne	110103
t _{AVAV}	t _{RC}	Read Cycle Time	20		25		35		ns	
t _{AVQV}	t _{AA}	Address Access Time		20		25		35	ns	1
t _{SLQV}	t _{CSA}	Chip Select Access Time		15		15		20	ns	
tgLQV	toea	Output Enable Access Time		15		15		20	ns	1
t _{SLQX}	t _{CSL}	Chip Select to Output Low-Z	0		0		0		ns	
t _{GLQX}	t _{OEL}	Output Enable to Low-Z	0		0		0		ns	
t _{SHQZ}	t _{CSZ}	Chip Select to High-Z		9		9		9	ns	
t _{GHQZ}	t _{OEZ}	Output Enable to High-Z		8		8	·	8	ns	2
t _{AXQX}	t _{OH}	Output Hold From Address Change	3		3		3		ns	1

ADDRESS

tAVQV
tAXQX

PREVIOUS DATA

VR001023

Figure 2. Read Timing No. 1 (Address Access)

Note: Chip Select and Output Enable one presumed valid, $\overline{W} = V_{IH}$




Figure 3. Read Timing N_0 . 2 (W = V_{IH})

3/14

WRITE MODE

The MK48S74 is the Write mode whenever the \overline{W} and \overline{S} pins are LOW. Chip Select or \overline{W} must be inactive during address transitions. The Write begins with the concurrence of Chip Select being active with \overline{W} LOW. Therefore address setup times are referenced to Write Enable and Chip Select as tavwl and tavsl and is determined to the latter occurring edge. The Write cycle can be terminated by the earlier rising edge of \overline{S} or \overline{W} . If the outputs

are enabled ($\overline{S} = LOW$), $\overline{G} = LOW$), then \overline{W} will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-in must be valid for t_{DVWH} to the rising edge of Write Enable, or to the rising edge of \overline{S} , whichever occurs first, and remain valid t_{WHDX} after the rising edge of \overline{S} or \overline{W}

WRITE CYCLE TIMING - Electrical Characteristics and Recommended AC Operating Conditions (0°C \leq T_A \leq +70°C; V_{CC} = 5V \pm 5%)

Sym	ıbol	Parameter	2	0	2	5	3	5	Unit	Notes
Std	Alt	i alametei	Min.	Max.	Min.	Max.	Min.	Max.	5111	Notes
t _{AVAV}	t _{WC}	Write Cycle Time	20		25		35		ns	
t _{AVW} L	tas	Address Set-up to Write Enable Low	0		0		0		ns	
tavsl	tas	Address Set-up to Chip Select	0		0		0		ns	
t _{AVWH}	taw	Address Valid to End of Write	15		20		25		ns	
t _{WLWH}	twew	Write Pulse Width	15		20		25		ns	
t _{WHAX}	t _{AH}	Address Hold Time After End of Write	0		0		0		ns	
tslsh	tcsw	Chip Select to End of Write	15		20		25		ns	
t _{SHAX}	t _{WR}	Write Recovery Time To Chip Select	0		0		0		ns	
t _{DVWH}	t _{DW}	Data Valid to End of Write	10		13		15		ns	
twHDX	tон	Data Hold Time	0		0		0		ns	
twHQX	tweL	Write High to Output Low-Z (Active)	0		0		0		ns	2
twLQZ	twez	Write Enable to Output High-Z		5		5	·	5	ns	2





Figure 4. Writing Timing No.1 (Write Control)





Note: G = VIH

COMPARE MODE

THe MK48S74 is in the Compare mode whevenver \overline{W} and \overline{G} are HIGH provided Chip Select (\overline{S}) is active LOW. The 13 index address inputs (A0-A12) define a unique location in the static RAM array. The data presented on the Data Inputs (DQ0-DQ7) as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal, then a hit condition occurs (MATCH = High-Z). When at least one bit is not equal, the MATCH will go LOW signifying a miss condition. The MATCH output will be valid t_{AVMV} from stable address, or t_{TVMV} from valid Tag Data when S is LOW. Should the address be stable with valid Tag Data, and the device is deselected ($\overline{S} = HIGH$), then MATCH will be valid t_{SLMV} from the falling edge of Chip Select (\overline{S}). When executing a write-to-compare cycle ($\overline{W} = LOW$).

 \overline{G} = LOW or HIGH), MATCH will be valid twhmv or tghmv from the latter rising edge of \overline{W} or \overline{G} respectively.

RESET MODE

The MK48S74 allows an asynchronous reset clear whevever \overline{RS} is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits (65, 536 bits) to a logic zero as long as tracked in the satisfied. The MATCH output will go HIGH-Z tracked from the falling edge of \overline{RS} and all inputs will not be recongnized until tracked from the rising edge of reset (\overline{RS}).


COMPARE CYCLE TIMING - Electrical Characteristics and Recommended AC Operating Conditions

Sym	nbol	Parameter	2	0	2	5	35		Unit	Notes
Std	Alt	T didilic(c)	Min.	Max.	Min.	Max.	Min.	Max.	Onne	Notes
t _{AVMV}	t _{AMA}	Address to MATCH Valid		20		25		35	ns	3
t _{SLMV}	tcsm	Chip Select to MATCH Valid		10		15		15	ns	3
t _{SHMH}	tcsmH	Chip Deselect to MATCH High-Z		8		12		12	ns	3
t⊤∨м∨	t _{DMA}	Tag Data to MATCH Valid		12		15		15	ns	3
t _{GHMV}	toem	G High to MATCH Valid		10		15		15	ns	3
tGLMH	tоемн	G Low to MATCH High-Z		10		12		12	ns	3
twHMV	twem	W High to MATCH Valid		10		20		20	ns	3
t _{WLMH}	t _{WEMH}	W Low to MATCH High-Z		10		15		15	ns	3
t _{MXAX}	t _{MHA}	MATCH Hold From Address	2		2		2		ns	3
t _{MXTX}	t _{MHD}	MATCH Hold From Tag Data	0		0		0		ns	3

RESET CYCLE TIMING - Electrical Characteristics and Recommended AC Operating Conditions (0°C \leq TA \leq +70°C; VCC = 5V \pm 5%)

Syml	bol	Parameter	20		25		35		Unit	Notes
Std	Alt	Parameter -		Max.	Min.	Max.	Min.	Max.	0111	Hotes
t _{RSC}	t _{RC}	Flash Clear Cycle Time	80		80		100		ns	
t _{RSL-AX}	t _{RSX}	Reset Clear (RS) to Inputs Don't Care	0		0		0		ns	
t _{RSH-AV}	t _{RSV}	RS to Inputs Valid	5		5		5		ns	
t _{RSL-RSH}	t _{RSP}	Reset (RS) Pulse Width	75		75		95		ns	
t _{RSL-MH}	t _{RSM}	Reset (RS) to MATCH High-Z		15		15		15	ns	

Figure 6. Match Compare Timing



APPLICATION

The MK48S74 operates from a 5V supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaces with it, particularly TTL devices. A pull-up resistor is also recommended for the \overline{RS} input. This will ensure that any low going system noise, coupled onto the input does not drive RS below VIH minimum specifications. This will enhance proper device operation, and avoid possible partial flash clear cycles. Additionally because the outputs can drive rail-torail into high impedance loads, the MK48S74 can also interface to 5V CMOS on all inputs and outputs. The MK48S74 provides the system designer with 64K fast static memory, a MATCH output, and a BYTEWIDE™ on-board comparator — all in one chip. The MK48S74 compares contents of addressed RAM locations to the current data inputs. A High-Z output on the MATCH Pin indicates that the input data and the RAM data match. Conversely, a logic zero "0" on the MATCH pin indicates at least one bit of difference between the RAM contents and the input TAG, generating in a miss. The MATCH output is constructed with an open drain arrangement. The open drain provides easy wired-OR implementation when generating a composite MATCH signal. In a cache subsystem, the

MATCH signal provides the processor or CPU with the necessary information concerning wait state conditions. The purpose of a cache subsystem is to maintain a duplicate copy of portions of the main memory. When a valid match occurs, the system processor uses data from the fast cache memory, and avoids longer cycles to the main memory. Therefore, implementing cache subsystems with the MK48S74, and providing good hit or match ratio designs will enhance overall system performance. Because high frequency current transients will be associated with the operation of the MK48S74, power line inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or seprarate power planes can be employed to reduce line inductance. Though often times not thought of as such, the traces of a memory board are basically unterminated, low impedance trasmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentaiton most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

COMPARE RESET CLEAR tRSC XXXXXXXXXXX **ADDRESS** tRSL-AX tRSH-AV RSL-RSH RS tRSH-AV w S tRSL-MH MATCH VALID MATCH VR001028

Figure 7. Reset Timing

Note: \overline{G} = High

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vı	Voltage on any Pin Relative to Ground	- 0.3 to 6	V
T _A	Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature	- 65 to +150	°C
P _D	Power Dissipation	1	w
Гоит	Output Current	50	mA

Note: This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_A \le +70^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Notes
Vcc	Supply Voltage	4.75	5.25	٧	4
GND	Ground	0	0	٧	4
V _{IH}	Logic 1 All Inputs	2.2	V _{CC} + 0.3	V	4
V _{IL}	Logic 0 All Inputs	- 0.3	0.8	٧	4

DC ELECTRICAL CHARACTERISTICS ($0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Symbol	Parameter	Min.	Max.	Unit	Notes
I _{CC1}	Average V _{CC} Power Supply Current		160	mA	5
I _{IL}	Input Leakage Current	– 1	1	μΑ	6
I _{OL}	Output Leakage Current	- 5	5	μΑ	7
V_{OH}	Logic 1 Output Voltage (I _{OUT} = -4 mA)	2.4		٧	4
V _{OL}	Logic 0 Output Voltage (I _{OUT} = 8 mA)		0.4	٧	4
V _{OL}	Match Output LOgic 0 Voltage (Iout = 18 mA)		0.4	V	4

Notes:

- Measured with load shown in Figure 8A.
- 2. Measured with load in Figure 8B.
- 3. Measured with load in Figure 8C.
- 4. All Voltages referenced to GND.
- 5. I_{CC1} is measured as the average AC current with $V_{CC} = V_{CC}$ (max) and with the outputs open circuits. $t_{AVAV} = t_{AVAV}$ (min) duty cycle 100%.
- 6. Input leakage current specifications are valid for all V_{IN} such that $0V < V_{\text{IN}} < V_{\text{CC}}$. Measured at $V_{\text{CC}} = V_{\text{CC}}$ (max).
- 7. Output leakage current specifications are valid for all V_{OUT} such that 0V < V_{OUT} < V_{CC}, $S = V_{IH}$ and V_{CC} in valid operating range.
- 8. Sampled, not 100% tested, outputs deselected.




CAPACITANCE ($T_A = 25$ °C, f = 1.0 MHz)

Symbol	Parameter	Max.	Unit	Notes
C _{IN}	Capacitance on all Input pins	4	pF	8
C _{OUT}	Capacitance on Q Output pins	10	pF	8


AC TEST CONDITIONS

Parameter	Value	Unit
Input Levels	0 to 3	V
Transition Time	1.5	ns
Input and Output Signal Timing Reference Level	1.5	V
Ambient Temperature	0 to 70	°C
Supply Voltage	5 ± 5%	V

Figure 8. Equivalent Output Load Circuits



ORDERING INFORMATION SCHEME




For a list of available options of Package and Speed, refer to the current Memory Shortform catalogue. For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.

PSDIP28 - 28 pin Plastic Skinny DIP, 300 mils width

Symb		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
Α			4.57			0.180
A1		0.38	_		0.015	ı
A2		3.05	3.56		0.120	0.140
В		0.38	0.53		0.015	0.021
B1		1.14	1.27		0.045	0.050
С		0.20	0.30		0.008	0.012
D		34.54	34.80		1.360	1.370
Е		7.62	8.26		0.300	0.325
E1		7.11	7.49		0.280	0.295
e1	2.54	_	-	0.100	_	ı
eA	7.62	_	_	0.300	-	-
eB			10.92			0.430
L		3.18	3.43		0.125	0.135
N		28			28	

PSDIP28




Drawing is out of scale

SOJ28 - 28 lead Plastic Small Outline J-lead, 300 mils

Symb		mm			inches			
Symb	Тур	Min	Max	Тур	Min	Max		
Α		3.05	3.56		0.120	0.140		
A1		0.71	0.91		0.028	0.036		
A2		2.29	2.39		0.090	0.094		
В		0.36	0.48		0.014	0.019		
D		17.81	18.06		0.701	0.711		
Е		7.42	7.59		0.292	0.299		
е	1.27	_	_	0.050	_	_		
eA		6.65	6.91		0.262	0.272		
Н		8.51	8.81		0.335	0.347		
N		28			28			
CP			0.10			0.004		

SOJ28



Drawing is out of scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

™ TAGRAM and BYTEWIDE are trademarks of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

