

GAL22V10 Family

GAL18V10 GAL22V10 GAL26CV12

High-Performance E²CMOS®

FEATURES

- · HIGH PERFORMANCE E2CMOS2 TECHNOLOGY
 - 15 ns Maximum Propagation Delay
- --- Fmax = 50 MHz
- TTL Compatible 8 16 mA Outputs
- UltraMOS® III Advanced CMOS Technology
- Internal Pull-Up Resistor on all Pins
- 50% REDUCTION IN POWER
- -- 75 90mA Typ I_{cc}
- E2 CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100% Tested/Guaranteed 100% Yields
- High Speed Electrical Erasure (<50ms)
- 20 Year Data Retention
- · OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs
- Uses the Standard 22V10 OLMC Architecture
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- 100% Functional Testability
- APPLICATIONS INCLUDE:
 - DMA Control
- State Machine Control
- High Speed Graphics Processing
- Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

DESCRIPTION

The GAL22V10 Family of devices are high-speed, E²CMOS° PLDs built using the familiar 22V10 architecture. Three devices are offered in the GAL22V10 Family. They are the GAL18V10 (20-pin), GAL22V10 (24-pin), and the GAL26CV12 (28-pin). Each of these devices uses the industry standard 22V10 universal architecture which provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The devices differ in the number of I/Os, Pins, and Product Terms offered.


The GAL22V10 is a 24-pin device which contains twelve (12) dedicated input pins and ten (10) input/output pins. The device has a variable number of product terms per OLMC, ranging from eight (8) to sixteen (16) per output.

The GAL18V10 is a 20-pin version of the popular 22V10 device. The GAL18V10 provides design engineers with a smaller foot-print and lower cost alternative to the 24-pin 22V10 device. The GAL18V10 contains eight (8) dedicated input pins and ten (10) input/output pins.

The GAL26CV12 is a 28-pin version of the 22V10 device. The GAL26CV12 features more inputs and outputs in order to provide greater functionality and increased I/O. The GAL26CV12 contains fourteen (14) dedicated input pins and twelve (12) input/output pins.

Electrically reprogrammable CMOS technology allows complete AC, DC, and functional testing of every GAL device. Therefore, LATTICE guarantees 100% field programmability and functionality of all GAL products. LATTICE also guarantees 100 erase/rewrite cycles and that data retention exceeds 20 years.


BLOCK DIAGRAM: GAL18V10, 22V10, and 26CV12




Copyright © 1990 Lattice Semiconductor Corp. GAL, E*CMOS, and UltraMOS are registered trademarks of Lattice Semiconductor Corp. Generic Array Logic is a trademark of Lattice Semiconductor Corp. The specifications herein are subject to change without notice.




GAL18V10 BLOCK DIAGRAM




GAL22V10 BLOCK DIAGRAM




GAL18V10 PIN DIAGRAMS



GAL22V10 PIN DIAGRAMS








PRODUCT	SELECTO	OR GUIDE	
	COI	MMERCIAL TE	MP.
	GAL18V10	GAL22V10	GAL26CV12
Pins	20	24	28
Tpd (Max.)	15ns	15ns	15ns
lcc (Typ.)	75m A	90mA	90mA
Dedicated Inputs	8	12	14
Inputs/ Outputs	10	10	12
Product Terms per macrocell	8-12	8-16	8-10
Technology	E2CMOS	E ² CMOS	E2CMOS

Skinny Dip **Chip Carrier** I/CLK 000 h vova] 1/0/0 | 1/0/Q VOIQ VO/Q 1 l) I/O/Q GAL VCC GAL26CV12 VOVQ vova 26CV12 **Top View** 1/0/Q Vcc [GND h GND VO/Q VOVQ 1/0/0 h waa 1000 1000 1000 1000

GAL26CV12 PIN DIAGRAMS




li Nova

h novo l vova 15 100



GAL18V10 LOGIC DIAGRAM


GAL18V10





GAL22V10 LOGIC DIAGRAM


GAL22V10





GAL26CV12 LOGIC DIAGRAM

GAL26CV12





ABSOLUTE MAXIMUM RATINGS(1)

 Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

Trí-state levels are measured 0.5V from steady-state active level.


	COMME	ERCIAL	INDUS	TRIAL	MILITARY		
	R,	\mathbb{R}_2	R,	R ₂	R,	R ₂	
GAL18V10	300Ω	390Ω	300Ω	390Ω	390Ω	750Ω	
GAL22V10	300Ω	390Ω	300Ω	390Ω	390Ω	750Ω	
GAL26CV12	470Ω	390Ω	470Ω	390Ω	470Ω	390Ω	

AC Test Conditions:

Cond. 1) R, per table; C, = 50pF; R, per above table

Cond. 2) Active High $R_1 = \infty$; Active Low R_1 per table; $C_1 = 50pF$; R_2 per above table

Cond. 3) Active High $R_1 = \infty$; Active Low R_1 per table; $C_1 = 5pF$; R_2 per above table



CL INCLUDES JIG AND PROBE TOTAL CAPACITANCE

CAPACITANCE $(T_{\Delta} = 25^{\circ}C, f = 1.0 \text{ MHz})$

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C,	Input Capacitance	8	ρF	$V_{cc} = 5.0V, V_i = 2.0V$
Cirora	I/O/Q Capacitance	10	pF	$V_{CC} = 5.0V, V_{VO/Q} = 2.0V$

^{*}Guaranteed but not 100% tested.



ELECTRICAL CHARACTERISTICS

18V10, 22V10, 26CV12-15L Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION			TYP.	MAX.	UNITS
Vol	Output Low Voltage	IoL = Max.			_	0.5	V
Vон	Output High Voltage	юн = Мах.		2.4			٧
lil, li/o/ql¹	Leakage Current Low	Vil = OV	GAL26CV12 & 18V10		_	-100	μА
ne, morae		GAL22V10			-	-150	μА
Ін, Ігоган	Leakage Current High	V _{IH} ≥ 3.5V			_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5\	/ T = 25° C	-50	_	-135	mA
loo		ViL = 0.5V VIH = 3.0V	GAL18V10		75	115	mA
Icc	Operating Power Supply Current	floggie = 15MHz	GAL22V10 & 26CV12		90	130	mA

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

DC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-15L Commercial

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
TA	Ambient Temperature	Ambient Temperature		75	°C
Vcc	Supply Voltage		4.75	5.25	V
VIL	Input Low Voltage		Vss - 0.5	0.8	V
Vін	Input High Voltage		2.0	Vcc+1	V
le:		GAL18V10 & 22V10		16	mA
IOL	Low Level Output Current	GAL26CV12	<u> </u>	8	mA
Юн	High Level Output Current			-3.2	mA

²⁾ One output at a time for a maximum duration of one second. Vour = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.



SWITCHING CHARACTERISTICS

18V10, 22V10, 26CV12-15L Commercial

Over Recommended Operating Conditions


PARAMETER	#	FROM	то	DESCRIPTION		TEST COND.1	MIN.	MAX.	UNITS
tpd	1	1, 1/0	0	Input or Feedback to Combinational Output		1		15	ns
•	•	OU #		Q Clock to Register Output	GAL22V10	1	-	8	ns
tco	2	Clk ↑	Q		GAL18V10 & 26CV12	1		10	ns
ten	3	1, 1/0	O, Q	Output Enable, Z → O, Q		2	_	15	ns
t dis	4	1, 1/0	O, Q	Output Disable, O, Q →	Output Disable, O, Q → Z		_	15	ns
tres	5	1, 1/0	Q	Asynchronous Register Reset		1		20	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-15L Commercial

PARAMETER	#	DESCRIPTION		TEST COND.	MIN.	MAX.	UNITS
£ ,,	6	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _v	_{vi})	_	0	62.5	MHz
fclk	7	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})		_	0	50	MHz
	tsu 8 Setup Time, Input, Feedback, or SP before Clk ↑ th 9 Hold Time, Input or Feedback, after Clk ↑		GAL22V10		12	_	ns
L su		GAL18V10 & 26CV12		10	-	ns	
th	9	Hold Time, Input or Feedback, after Clk↑		_	0		ns
twh	10	Clock Pulse Duration, High²			8	_	ns
twi	11	Clock Pulse Duration, Low²		-	8		ns
	4.0		GAL22V10	_	15	_	ns
trw	trw 12 Asynchronous Reset Pulse Duration	Asynchronous Heset Pulse Duration	GAL18V10 & 26CV12	_	10		ns
trec	13	Asynchronous Reset to Clk ↑ Recovery Time	synchronous Reset to Clk ↑ Recovery Time		15	_	ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

18V10, 22V10, 26CV12-20L Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)


SYMBOL	PARAMETER	CONDI	CONDITION		TYP.	MAX.	UNITS
Vol	Output Low Voltage	loL = Max.	_		-	0.5	v
Vон	Output High Voltage	юн = Мах.		2.4			V
lil, 11/0/QL1	Leakage Current Low	VH = OV	GAL26CV12 & 18V10			-100	μА
712, 11701 QL		GAL22V10			<u> </u>	-150	μА
lih, li/o/Qh	Leakage Current High	V _H ≥ 3.5V			_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5\	/ T = 25° C	-50	_	-135	mA
loo	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V	GAL18V10	_	75	115	mA
Icc		ftoggle = 15MHz	GAL22V10 & 26CV12	_	90	130	mA

1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-20L Commercial

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
TA	Ambient Temperature		0	75	°C
Vcc	Supply Voltage	· · · · · · · · · · · · · · · · · · ·	4.75	5.25	v
VIL	Input Low Voltage			0.8	V
ViH	Input High Voltage		2.0	Vcc+1	V
lai		GAL18V10		16	mA
lol	Low Level Output Current GAL22V10 & 26CV12		_	8	mA
Юн	High Level Output Current		_	-3.2	mA





SWITCHING CHARACTERISTICS

18V10, 22V10, 26CV12-20L Commercial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION		TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Input or Feedback to Combinational Output		1	_	20	ns
	•	O#. A			GAL22V10	1		10	ns
Loo	t∞ 2 CIK↑ Q	Clock to Register Output GAL18V10 & 26CV12		1		12	ns		
ten	3	1, 1/0	0, Q	Output Enable, Z → O, Q		2	_	20	ns
tdis	4	I, I/O	0, Q	Output Disable, O, Q →	Z	3		20	ns
	-			4	GAL22V10	1		25	ns
T res	tres 5 1, 1/O	Q	Asynch. Register Reset GAL18V10 &		1		20	ns	

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-20L Commercial

PARAMETER	#	DESCRIPTION		TEST COND.	MIN.	MAX.	UNITS
	e	Clk Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})	GAL22V10	-	0	50.0	MHz
falk	fcik 7 tsu 8 th 9 twh 10	OK Frequency without? escapack = 17 (t _{wh} + t _{wi})	GAL18V10 & 26CV12	_	0	62.5	MHz
ICIK	7	Clk Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	GAL22V10	-	0	40.0	MHz
	'	Oik Frequency with resonack = 17 (t _{su} + t _{co})	GAL18V10 & 26CV12		0	41.6	MHz
+	_	Control Total Control Control Control	GAL22V10	-	15	-	ns
Lsu 8	8	Setup Time, Input, Feedback, or SP before Clk 1	GAL18V10 & 26CV12	_	12		ns
th	9	Hold Time, Input or Feedback, after Clk ↑			0		ns
•	1.0	Olada Bulan Buratian Ulinta	GAL22V10	_	10	_	ns
tsu 8 th 9 twh 11	10	Clock Pulse Duration, High²	GAL18V10 & 26CV12		8	_	ns
			GAL22V10	_	10	_	ns
lwi	יוו	Clock Pulse Duration, Low²	GAL18V10 & 26CV12		8		ns
	10	Acusebaseus Denet Bules Dureties	GAL22V10		20	_	ns
lrw	12	Asynchronous Reset Pulse Duration	GAL18V10 & 26CV12	_	15	_	ns
		3 Asynchronous Reset to Clk ↑ Recovery Time	GAL22V10	_	20		ns
Trec	13		GAL18V10 & 26CV12	_	15	_	ns

¹⁾ fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

²⁾ Clock pulses of widths less than the specification may be detected as valid clock signals.



ELECTRICAL CHARACTERISTICS

GAL22V10-25L Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	lot = Max.		_	0.5	ν
Voн	Output High Voltage	юн = Max.	2.4			٧
IIL, II/O/QL1	Leakage Current Low	VIL = 0V			-150	μ A
Іін, Іголан	Leakage Current High	V _I H ≥ 3.5V	_	_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5V T = 25° C	-50	_	-135	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 15MHz		90	130	mA

- 1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.
- 2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOI	MMENDED OPERATING CONDITIONS	GAL22V10-25	GAL22V10-25L Commercial					
SYMBOL	PARAMETER	MIN.	MAX.	UNITS				
TA	Ambient Temperature	0	75	°C				
Vcc	Supply Voltage	4.75	5.25	V				
VIL	Input Low Voltage	Vss - 0.5	0.8	٧				
VIH	Input High Voltage	2.0	Vcc+1	V				
lol	Low Level Output Current	_	16	mA				
Юн	High Level Output Current		-3.2	mA				



SWITCHING CHARACTERISTICS

GAL22V10-25L Commercial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN,	MAX.	UNITS
tpd	1	I, I/O	0	Input or Feedback to Combinational Output	1		25	ns
t∞	2	Clk 1	Q	Clock to Register Output	1		15	ns
ten	3	1, 1/0	0, Q	Output Enable, Z → O, Q	2	-	25	ns
tdis	4	1, 1/0	0, Q	Output Disable, O, Q → Z	3		25	ns
tres	5	1, 1/0	a	Asynchronous Register Reset	1		25	ns


¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS GAL22V10-25L Commercial

PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
fclk	6	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})		0	33.3	MHz
ICIK	7	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	_	0	33.3	MHz
t su	8	Setup Time, Input, Feedback, or SP before Clk 1		15,	_	ns
th	9	Hold Time, Input or Feedback, after Clk↑	_	0		ns
twh	10	Clock Pulse Duration, High²		15	-	ns
twi	11	Clock Pulse Duration, Low²		15	_	ns
trw	12	Asynchronous Reset Pulse Duration		25	_	ns
trec	13	Asynchronous Reset to Cik↑ Recovery Time	_	25		ns

1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

18V10, 22V10, 26CV12-15L Industrial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDI	MN.	TYP.	MAX.	UNITS	
Vol	Output Low Voltage	lot = Max.				0.5	٧
Vон	Output High Voltage	юн = Мах.		2.4		> —	٧
lil, li/o/ql¹	Leakage Current Low	VIL = OV	GAL250V12 & 18V10	-	7	-100 -150	μ Α μ Α
IIH, IVO/QH	Leakage Current High	V _{IH} ≥ 3.5V		7		10	μА
los²	Output Short Circuit Current	Vcc = 5V Vour = 0.5	V T + 25* G	~50		-135	mA
lcc	Operating Power Supply Current	Vil = 0.5V Vii = 3.0V	GAL18V10	_	75	125	mA
100		floggle = 15MHZ	GAL22V10 & 26CV12		90	150	mA

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See trout Buffer section for more information.

2) One output at a time for a maximum duration of one second. You's 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECO	MIMENDED OPERATING CONDITION	NS 18V10, 22V10, 26	CV12-15	L Indus	trial
SYMBOL	PARAMETER		MIN.	MAX.	UNITS
TA	Ambient Temperature		-40	85	°C
Vcc	Supply Voltage			5.5	V
VIL	Input Low Voltage	Input Low Woltage			V
Vін	Input High Voltage		2.0	Vcc+1	V
loL		GAL18V10 & 22V10		16	mA
IOL	Low Level Cutput Current	GAL26CV12	_	8	mA
Юн	High Level Output Current		T	-3.2	mA



SWITCHING CHARACTERISTICS

18V10, 22V10, 26CV12-15L Industrial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION		TEST COND.	MIN.	MAX.	UNITS
tpd	1	1, 1/0	0	Input or Feedback to Com	binational Output	1	_	15	ns
tco	2	Clk ↑	a	Cleak to Basistan Outsut	GAL22V10	4	-	8	ns
tco	2	Oik I	u .	Clock to Register Output	GAL18V10-6 26CV12	1	-	10	ns
t en	3	1, 1/0	0,0	Output Enable, Z → O, Q		2	_	15	ns
tdis	4	1, 1/0	0,0	Output Disable, O, Q → 2	2 /	3		15	ns
tres	5	1, 1/0	Q	Asynchronous Register R	AND CO.	1	-	20	ns


¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS

18V10, 22V10, 26CV12-15L Industrial

PARAMETER	#	DESCRIPTION		TEST COND.	MIN.	MAX.	UNITS
fclk	6	Clock Frequency without Freeback = 1 / (two +tw)		_	0	62.5	MHz
ICIK	7 Clock Frequency with Feedback ¹ = 1 / (1 _{su} + 1 _{su}		·		0	50	MHz
tsu 8 S		GAL22V10		12	_	ns	
	Setup Time, Input, Feedback, or SP before Clk 1	GAL18V10 & 26CV12	-	10	_	ns	
t h	9	Hold Time, imput or Feedback, after Clk ↑		_	0	_	ns
twh	10	Clock Pulse Duration, High!		_	8		ns
twi	11	Clock Pulse Duration, Low		_	8		ns
	12	Asynchronous Reset Pulse Duration	GAL22V10	-	15		ns
1rw 12		GAL18V10 & 26CV12		10	_	ns	
trec	13	Asynchronous Reset to Clk 1 Recovery Time		_	15		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

18V10, 22V10, 26CV12-20L Industrial


Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION			TYP.	MAX.	UNITS
Vol	Output Low Voltage	lot = Max.	_		0.5	V	
Vон	Output High Voltage	юн = Мах.			_	_	V
lil. li/o/ql¹	Leakage Current Low	ViL = OV	GAL26CV12 & 18V10	_		-100	μА
ne, morae		GAL22V10		_		-150	μА
lih, li/o/Qh	Leakage Current High	V⊪≥3.5V		_		10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5\	/ T≈25°C	-50		-135	mA
loo		VIL = 0.5V VIH = 3.0V	GAL18V10	_	75	125	mA
Icc	Operating Power Supply Current	ftoggle ≈ 15MHz	GAL22V10 & 26CV12	_	90	150	mA

- 1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.
- 2) One output at a time for a maximum duration of one second. Your = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS	18V10, 22V10, 26CV12-20L Industrial

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
TA	Ambient Temperature		-40	85	°C
Vcc	Supply Voltage		4.5	5.5	V
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage	1.444,	2.0	Vcc+1	V
lou		GAL18V10 & 22V10		16	mA
IOL	Low Level Output Current GAL26CV12			8	mA
Юн	High Level Output Current		_	-3.2	mA





SWITCHING CHARACTERISTICS

18V10, 22V10, 26CV12-20L Industrial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	-	TEST COND.1	MIN.	MAX.	UNITS
tpd	1	1, 1/0	0	Input or Feedback to Combinational Output		1		20	ns
+	tco 2 Clk↑ Q		Clark to Posintor Outsut	GAL22V10	1		10	ns	
LCO	2	CIK T	l Q	Clock to Register Output	GAL18V10 & 26CV12	1		12	ns
t en	3	1, 1/0	O, Q	Output Enable, Z → O, Q		2		20	ns
tdis	4	I, I/O	0, Q	Output Disable, O, Q →	Output Disable, O, Q → Z		_	20	ns
tres	5	1, 1/0	Q	Asynch. Register Reset		1		25	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-20L Industrial

PARAMETER	#	DESCRIPTION		TEST COND.	MIN.	МАХ.	UNITS
	6	Clk Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})	GAL22V10		0	50.0 62.5 40.0 41.6 ————————————————————————————————————	MHz
fclk	0	OK Frequency without Feedback = 17 (twh + wi)	GAL18V10 & 26CV12	-	0	62.5	MHz
IUR	7	Clk Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	GAL22V10	_	0	40.0	MHz
	′	CIR Frequency with Feedback = 17 (L _{SU} + L _{CO})	GAL18V10 & 26CV12		MIN. MAX. 0 50.0 0 62.5 0 40.0 15 — 112 — 0 —	MHz	
+			GAL22V10		15	_	ns
t su	8	Setup Time, Input, Feedback, or SP before Cik T	GAL18V10 & 26CV12	_	12	_	ns
t h	9	Hold Time, Input or Feedback, after Clk ↑	-	0	_	ns	
+ ,	8 Setup Time, Input, Feedback, or SP before C 9 Hold Time, Input or Feedback, after Clk 10 Clock Pulse Duration, High ²	GAL22V10	_	10		ns	
twh	10	Clock Pulse Duration, High-	GAL18V10 & 26CV12		8	50.0 62.5 40.0	ns
• .		Otal Bilan Banking Land	GAL22V10		0 50.0 0 62.5 0 40.0 0 41.6 15 — 12 — 0 — 10 — 8 — 10 — 8 — 20 — 15 —	_	ns
twi	11	Clock Pulse Duration, Low²	GAL18V10 & 26CV12			ns	
	10	Acceptance Report Rules Duration	GAL22V10	-	20	_	ns
trw	12	Asynchronous Reset Pulse Duration	GAL18V10 & 26CV12	_	15	50.0 62.5 40.0 41.6 ————————————————————————————————————	ns
4			GAL22V10	_	- 0 - 0 - 0 - 15 - 12 - 0 - 10 - 8 - 10 - 8 - 20 - 15 - 20	_	ns
trec	13	Asynchronous Reset to Clk ↑ Recovery Time	GAL18V10 & 26CV12	-	15	0 50.0 0 62.5 0 40.0 0 41.6 15 — 12 — 0 — 10 — 8 — 10 — 20 —	ns

¹⁾ fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

²⁾ Clock pulses of widths less than the specification may be detected as valid clock signals.



ELECTRICAL CHARACTERISTICS

18V10, 22V10, 26CV12-15L Military

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	lot = Max.	-	_	0.5	٧
Vон	Output High Voltage	юн = Мах.	2.4	-		٧
IIL, II/O/QL¹	Leakage Current Low	Vit = 0V GAL28CV12 & 18V1) 		-100 -150	μ Α μ Α
lih, livo/Qh	Leakage Current High	V _H ≥ 3.5V	Z	_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vour = 0:5V T = 25°C	50		-135	mA
Icc	Operating Power Supply Current	VIL = 0.5V VH = 3.0V GAL18V10		75	135	mA
		floggie = 15MHz GAL22V10 & 26CV1	2	90	150	mA

18V10, 22V10, 26CV12-15L Military DC RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER UNITS MIN. MAX. Tc Case Temperature -55 125 °C Vcc Supply Voltage 4.5 5.5 ٧ VIL Input Low Voltage Vss - 0.58.0 ٧ V_IH ٧ Input High Voltage 2.0 Vcc+1 GAL18V10 & 22V10 12 mΑ **IOL** Low Level Output Current GAL26CV12 8 mA Юн High Level Output Current --2.0 mΑ

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.
2) One output at a time for a maximum duration of one second. Voix = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested



SWITCHING CHARACTERISTICS

18V10, 22V10, 26CV12-15L Military

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION		TEST COND.	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Input or Feedback to Com	binational Output	1	-	15	ns
tco	2	Clk ↑	a	Clock to Register Output	GAL22V10			8	ns
	2	Oik 1	ď	Clock to negister Output	GAL18V10 6 26CV12			10	ns
ten	3	I, I/O	O, Q	Output Enable, Z → O, Q		2	-	15	ns
t dis	4	1, 1/0	0, Q	Output Disable, O, Q → 2	2 / / / / / /	4	/	15	ns
tres	5	l, I/O	Q	Asynchronous Register R				20	ns


¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS

18V10, 22V10, 26CV12-15L Military

PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
	6	Clock Frequency without Feedback 1 (1 + 1)	_	0	62.5	MHz
fclk	7	Clock Frequency with Feedback* 17 (1945)	_	0	50	MHz
	•	GAL18V10 & 26CV12	_	0	45.5	MHz
tsu	8	Setup Time, Input, Feedback, or SP before Clk ↑	-	12	_	ns
t h	9	Hold Time, input or Feedback, other Clk ↑	_	0	-	ns
t wh	10	Clock Pulse Duration, High?	_	8	-	ns
twi	11	Clock Puble Duration, Conf	_	8		ns
trw	12	Asynchronous Plaset Pulse Duration	_	15		ns
trec	13	Asynchronous Reset to Clk ↑ Recovery Time		15		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

18V10, 22V10, 26CV12-20L Military

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDIT	TION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	lot = Max.		_	_	0.5	v
Voн	Output High Voltage	іон = Мах.		2.4			ν
IIL, 11/0/QL1	Leakage Current Low	VIL = OV	GAL26CV12 & 18V10			-100	μА
iie, iiioiae		GAL22V10				-150	μА
IIH, II/O/QH	Leakage Current High	V _{IH} ≥ 3.5V		_	_	10	μА
los²	Output Short Circuit Current	Vcc ≈ 5V Vout ≈ 0.5\	/ T=25°C	-50		-135	mA
loo	0	VIL = 0.5V VIH = 3.0V	GAL18V10		75	135	mA
Icc	Operating Power Supply Current	ftoggle = 15MHz	GAL22V10 & 26CV12	_		mA	

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

DC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-20L Military

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
Tc	Case Temperature		-55	125	°C
Vcc	Supply Voltage		4.5	5.5	V
VIL	Input Low Voltage		Vss - 0.5	0.8	V
VIH	Input High Voltage		2.0	Vcc+1	V
lo	VIH Input High Voltage	GAL18V10 & 22V10	_	12	mA
IOL	Low Level Output Current GAL26CV12		T —	8	mA
Юн	High Level Output Current		1 —	-2.0	mA

²⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.



SWITCHING CHARACTERISTICS

18V10, 22V10, 26CV12-20L Military

*Over Recommended Operating Conditions


PARAMETER	#	FROM	то	DESCRIPTION	DESCRIPTION		MIN.	MAX.	UNITS
tpd	1	I, I/O	0	Input or Feedback to Corr	binational Output	1		20	ns
•	•	011. 4		Obstate Business Out	GAL22V10	1		15	ns
lco	tco 2 Clk 1 Q Clock to Register Output	Clock to Register Output	GAL18V10 & 26CV12	1	_	15	ns		
t en	3	1, 1/0	0, Q	Output Enable, Z → O, Q		2	_	20	ns
tdis	4	I, I/O	0,0	Output Disable, O, Q →	Z	3		20	ns
tres	5	1, 1/0	Q	Asynch, Register Reset		1		25	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS 18V10, 22V10, 26CV12-20L Military

PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
£ "	6	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})		0	33.3	MHz
fclk	7	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	_	0		MHz
t su	8	Setup Time, Input, Feedback, or SP before Clk ↑		17	_	ns
th	9	Hold Time, Input or Feedback, after Clk ↑	_	0		ns
twh	10	Clock Pulse Duration, High²	<u> </u>	15		ns
twi	11	Clock Pulse Duration, Low²		15	_	ns
trw	12	Asynchronous Reset Pulse Duration	_	20	_	ns
trec	13	Asynchronous Reset to Clk ↑ Recovery Time	_	20		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





OUTPUT LOGIC MACROCELL ARCHITECTURE

The GAL18V10, 22V10, and 26CV12 each have a variable number of product terms per OLMC.

Of the ten OLMCs available in the GAL18V10, eight OLMCs have access to eight product terms and two have ten product terms (refer to GAL18V10 Logic Diagram).

Of the ten OLMCs available in the GAL22V10, two OLMCs have access to eight product terms, two have ten product terms, two have fourteen product terms, and two OLMCs have sixteen product terms (refer to GAL22V10 Logic Diagram).


Of the twelve OLMCs available in the GAL26CV12, eight OLMCs have access to eight product terms, two have ten product terms,

and two have twelve product terms (refer to GAL26CV12 Logic Diagram).

The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinational or registered mode. This allows the user to reduce the overall number of product terms required in a design and/or to invert the output signal.

GAL22V10 Family devices have a product term for AR (Asynchronous Reset) and a product term for SP (Synchronous Preset). These two product terms are common to all registered OLMCs.

NOTE: Output polarity selection does NOT affect the behavior of the OLMC's integral "D" flip-flop but does affect the value (0 or 1) of the output. The AR and SP product terms will force the flip-flop into the same state regardless of the polarity of the output.



OUTPUT LOGIC MACROCELL CONFIGURATIONS

The GAL18V10, 22V10, and 26CV12 have two primary functional modes which may be selected when compiling source equations (registered and combinational / input). Each of these two primary modes are described below.

REGISTERED

In registered mode the output pin associated with an individual OLMC is driven by the "Q" output of that OLMC's "D" flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or invert (active low). Output tri-state control is available and can be individually selected as either "on", "off", or dynamically "product-term driven." The "D" flip-flop's "/Q" output is fed back into the "AND" array via the "AND" array buffer. Both polarities (true and invert) of the OLMC are fed back into the "AND" array.


NOTE: In registered mode a tri-stated output pin may NOT be used as an input into the "AND" array.

COMBINATIONAL / INPUT


In combinational mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or invert (active low). Output tri-state control is available and may be individually selected as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O). Feed back into the "AND" array is from the device pin, via the "AND" array buffer. Both polarities (true and invert) of the pin are fed back into the "AND" array.



REGISTERED MODE



COMBINATIONAL MODE





ELECTRONIC SIGNATURE

An electronic signature (ES) is provided with every GAL18V10, 22V10, and 26CV12 device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

SECURITY CELL

A security cell is provided with every GAL18V10, 22V10, and 26CV12 device as a deterrent to unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the AND array. This cell can be erased only during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

BULK ERASE MODE

Before writing a new pattern into a previously programmed part, the old pattern must first be erased. This erasure is done automatically by the programming hardware as part of the programming cycle and takes only 50 milliseconds.

LATCH-UP PROTECTION

GAL18V10, 22V10, and 26CV12 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullup instead of the traditional pchannel pullups to eliminate any possibility of SCR induced latching.

OUTPUT REGISTER PRELOAD


When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

GAL18V10, 22V10, and 26CV12 devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.


INPUT BUFFERS

GAL22V10 Family devices are designed with TTL level compatible input buffers. These buffers, with their characteristically high impedance, load driving logic much less than bipolar logic.

The buffers also possess active pull-ups within their input structure. Unused inputs and I/O's will float to a TTL "high" (logical "1"), Lattice recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, V_{CC}, or GND. Doing this will tend to improve noise immunity and reduce I_{CC} for the device.



POWER-UP RESET



Circuitry within GAL18V10, 22V10, and 26CV12 devices provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (t RESET , 45µs MAX). This feature can greatly simplify state machine design by providing a known state on power-up.

The timing diagram for power-up is shown above. Because of the asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the device. First,

the $V_{\rm cc}$ rise must be monotonic. Second, the clock input must become a proper TTL level within the specified time ($t_{\rm PR}$, 100ns MAX). The registers will reset within a maximum of $t_{\rm RESET}$ time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.

Note that the internal register powers-up to a logic 0. The device pin state is determined by the user-defined polarity control bit on each macrocell (refer to OLMC description).



