


DESCRIPTION:

The *M-Densus* series is a family of interchangeable memory modules. The 128 Megabit SDRAM is a member of this family which utilizes the new and innovative space saving TSOP stacking technology. The modules are constructed with 8 Meg x 8 SDRAMs.


This 64 Megabit based *M-Densus* module, the DPSD16MX8RKY5 has been designed to fit in the same footprint as the 8 Meg x 8 SDRAM TSOP monolithic and 64 Megabit SDRAM based family of *M-Densus* modules. This allows the memory board designer to upgrade the memory in their products without redesigning the memory board, thus saving time and money.

FEATURES:


- Configuration Available:
 - 16 Meg x 8 (2 banks of 2M x 4 x 8 bits)
- Clock Frequency: 83, 100 MHz (max.)
- 3.3V Supply
- LVTTTL Compatible I/O
- Four Bank Operation
- Programmable Burst Type, Burst Length, and CAS Latency
- 4096 Cycles / 64 ms
- Auto and Self Refresh
- Package: TSOP Leadless Stack




PIN NAMES	
A0 - A13	Row Address: A0 - A11 Column Address: A0 - A9 Bank Select: A12, A13
DQ0 - DQ7	Data In / Data Out
CAS	Column Address Strobes
RAS	Row Address Enables
WE	Data Write Enable
DQM	Data Input/Output Mask
CKE	Clock Enable
CLK	System Clock
CS0, CS1	Chip Selects
Vcc/Vss	Power Supply/Ground
Vccq/Vssq	Data Output Power/Ground
N.C.	No Connect



ORDERING INFORMATION



MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
 (714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>