
The Programmable Logic Data Book Supplement XC4000XL/EX/E



Success made simple.

XILINX



XC4000 Series Table of Contents

AC4400A Series Field Programmable date Arrays
XC4000E and XC4000X Series Features
Low-Voltage Versions Available
Additional XC4000X Series Features
Introduction
Description
Taking Advantage of Reconfiguration 4
XC4000E and XC4000X Series Compared to the XC4000
Improvements in XC4000E and XC4000X 5
Additional Improvements in XC4000X Only
Detailed Functional Description
Basic Building Blocks
Configurable Logic Blocks (CLBs)
Function Generators 7
Flip-Flops
Latches (XC4000X only) 8
Clock Input
Clock Enable 8
Set/Reset
Global Set/Reset
Data inputs and Outputs9
Control Signals
Using FPGA Flip-Flops and Latches
Using Function Generators as RAM
Fast Carry Logic
Input/Output Blocks (IOBs)
IOB Input Signals
IOB Output Signals 2
Other IOB Options
Three-State Buffers
Three-State Buffer Modes
Three-State Buffer Examples
On-Chip Oscillator
Programmable Interconnect
Interconnect Overview
CLB Routing Connections
Programmable Switch Matrices
Single-Length Lines
Double-Length Lines
Quad Lines (XC4000X only)
Longlines
Direct Interconnect (XC4000X only)
I/O Routing
Octal I/O Routing (XC4000X only)
Global Nets and Buffers
Global Nets and Buffers (XC4000E only)
Global Nets and Buffers (XC4000X only)
Power Distribution
Pin Descriptions

Boundary Scan	 40
Data Registers	
Instruction Set	 42
Bit Sequence	 42
Including Boundary Scan in a Schematic	
Avoiding Inadvertent Boundary Scan	 43
Configuration	 43
Special Purpose Pins	 43
Configuration Modes	 44
Master Modes	
Additional Address lines in XC4000 devices	 44
Peripheral Modes	 44
Slave Serial Mode	 44
Setting CCLK Frequency	 46
Data Stream Format	 46
Cyclic Redundancy Check (CRC) for Configuration and Readback	 47
Configuration Sequence	 48
Configuration Memory Clear	 48
Initialization	 49
Delaying Configuration After Power-Up	 49
Start-Up	 49
DONE Goes High to Signal End of Configuration	 52
Release of User I/O After DONE Goes High	 52
Release of Global Set/Reset After DONE Goes High	 52
Configuration Complete After DONE Goes High	 52
Configuration Through the Boundary Scan Pins	 52
Readback	
Readback Options	 54
Read Capture	 54
Read Abort	 54
Clock Select	 54
Violating the Maximum High and Low Time Specification for the Readback Clock	 54
Readback with the XChecker Cable	 54
Configuration Timing	 56
Slave Serial Mode	 56
Master Serial Mode	 57
Master Parallel Modes	 58
Additional Address lines in XC4000 devices	 58
Synchronous Peripheral Mode	 60
Asynchronous Peripheral Mode	
Write to FPGA	 62
Status Read	
Device-Specific Pinout Tables	
Pin Locations for XC4003E Devices	
Pin Locations for XC4005E/XL Devices	
Pin Locations for XC4006E Devices	_
Pin Locations for XC4008E Devices	 118
Pin Locations for XC4010E/XL Devices	 119
Pin Locations for XC4013E/XL Devices	 121
Pin Locations for XC4020E/XL Devices	 124
Pin Locations for XC4025E, XC4028EX/XL Devices	 126
Pin Locations for XC4036EX/XL	
Pin Locations for XC4044XL Devices	 132
Pin Locations for XC4052XL Devices	
Pin Locations for XC4062XL Devices	 140



July 30, 1997 (Version 1.2)

XC4000E and XC4000X Series Field Programmable Gate Arrays

Product Specification

XC4000E and XC4000X Series Features

Note: XC4000 Series devices described in this data sheet include the XC4000E family and XC4000X Series. XC4000X Series devices described in this data sheet include the XC4000EX and XC4000XL families. This information does not apply to the older Xilinx families: XC4000, XC4000A, XC4000D, XC4000H, or XC4000L. For information on these devices, see the Xilinx WEBLINX at http://www.xilinx.com.

- System featured Field-Programmable Gate Arrays
 - Select-RAM™ memory: on-chip ultra-fast RAM with
 - synchronous write option
 - dual-port RAM option
 - Fully PCI compliant (speed grades -2 and faster)
 - Abundant flip-flops
 - Flexible function generators
 - Dedicated high-speed carry logic
 - Wide edge decoders on each edge
 - Hierarchy of interconnect lines
 - Internal 3-state bus capability
 - 8 global low-skew clock or signal distribution networks
- · System Performance beyond 80 MHz
- Flexible Array Architecture
- Low Power Segmented Routing Architecture
- Systems-Oriented Features
 - IEEE 1149.1-compatible boundary scan logic support
 - Individually programmable output slew rate
 - Programmable input pull-up or pull-down resistors
 - 12-mA sink current per XC4000E output
- · Configured by Loading Binary File
 - Unlimited reprogrammability
- Readback Capability
 - Program verification
 - Internal node observability
- Backward Compatible with XC4000 Devices
- XACTstep Development System runs on most common computer platforms
 - Interfaces to popular design environments
 - Fully automatic mapping, placement and routing
 - Interactive design editor for design optimization

Low-Voltage Versions Available

- Low-Voltage Devices Function at 3.0 3.6 Volts
- XC4000XL: High Performance Low-Voltage Versions of XC4000EX devices

Additional XC4000X Series Features

- Highest Performance 3.3 V XC4000XL
- Highest Capacity Over 180,000 Usable Gates
- 5V tolerant I/Os on XC4000XL
- 0.35μ SRAM process for XC4000XL
- Additional Routing Over XC4000E
 - almost twice the routing capacity for high-density designs
- Buffered Interconnect for Maximum Speed
- New Latch Capability in Configurable Logic Blocks
- Improved VersaRing™ I/O Interconnect for Better Fixed Pinout Flexibility
- 12-mA Sink Current Per XC4000X Output
- Flexible New High-Speed Clock Network
 - 8 additional Early Buffers for shorter clock delays
 - Virtually unlimited number of clock signals
- Optional Multiplexer or 2-input Function Generator on Device Outputs
- 4 Additional Address Bits in Master Parallel Configuration Mode

Introduction

XC4000 Series high-performance, high-capacity Field Programmable Gate Arrays (FPGAs) provide the benefits of custom CMOS VLSI, while avoiding the initial cost, long development cycle, and inherent risk of a conventional masked gate array.

The result of thirteen years of FPGA design experience and feedback from thousands of customers, these FPGAs combine architectural versatility, on-chip Select-RAM memory with edge-triggered and dual-port modes, increased speed, abundant routing resources, and new, sophisticated software to achieve fully automated implementation of complex, high-density, high-performance designs.

The XC4000E and XC4000X Series currently have 20 members, as shown in Table 1.

Note: All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays
--

		Max Logic	Max. RAM	Typical			Number	
	Logic	Gates	Bits	Gate Range	CLB	Total	of	Max.
Device	Cells	(No RAM)	(No Logic)	(Logic and RAM)*	Matrix	CLBs	Flip-Flops	User I/O
XC4003E	238	3,000	3,200	2,000 - 5,000	10 x 10	100	360	80
XC4005E/XL	466	5,000	6,272	3,000 - 9,000	14 x 14	196	616	112
XC4006E	608	6,000	8,192	4,000 - 12,000	16 x 16	256	768	128
XC4008E	770	8,000	10,368	6,000 - 15,000	18 x 18	324	936	144
XC4010E/XL	950	10,000	12,800	7,000 - 20,000	20 x 20	400	1,120	160
XC4013E/XL	1368	13,000	18,432	10,000 - 30,000	24 x 24	576	1,536	192
XC4020E/XL	1862	20,000	25,088	13,000 - 40,000	28 x 28	784	2,016	224
XC4025E	2432	25,000	32,768	15,000 - 45,000	32 x 32	1,024	2,560	256
XC4028EX/XL	2432	28,000	32,768	18,000 - 50,000	32 x 32	1,024	2,560	256
XC4036EX/XL	3078	36,000	41,472	22,000 - 65,000	36 x 36	1,296	3,168	288
XC4044XL	3800	44,000	51,200	27,000 - 80,000	40 x 40	1,600	3,840	320
XC4052XL	4598	52,000	61,952	33,000 - 100,000	44 x 44	1,936	4,576	352
XC4062XL	5472	62,000	73,728	40,000 - 130,000	48 x 48	2,304	5,376	384
XC4085XL	7448	85,000	100,352	55,000 - 180,000	56 x 56	3,136	7,168	448

^{*} Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floorplanning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month. For lowest high-volume unit cost, a design can first be implemented in the XC4000E or XC4000X, then migrated to one of Xilinx' compatible HardWire mask-programmed devices.

Taking Advantage of Reconfiguration

FPGA devices can be reconfigured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be reconfigured dynamically to perform different functions at different times.

Reconfigurable logic can be used to implement system self-diagnostics, create systems capable of being reconfigured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using reconfigurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

Improvements in XC4000E and XC4000X

Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on 0.35μ SRAM technology and supports system speeds to 80 MHz.

PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as much as 50% from XC4000 values. See "Fast Carry Logic" on page 16 for more information.

Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

Dual-Port RAM

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

IOB Clock Enable

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

Output Drivers

The output pull-up structure defaults to a TTL-like totempole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.

Input Thresholds

The input thresholds of 5V devices can be globally configured for either TTL (1.2 V threshold) or CMOS (2.5 V threshold), just like XC2000 and XC3000 inputs. The two global adjustments of input threshold and output level are independent of each other. The XC4000XL family has an

input threshold of 1.6V, compatible with both 3.3V CMOS and TTL levels.

Global Signal Access to Logic

There is additional access from global clocks to the F and G function generator inputs.

Configuration Pin Pull-Up Resistors

During configuration, the three mode pins, M0, M1, and M2, have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected.

The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors after configuration.

The PROGRAM input pin has a permanent weak pull-up.

Soft Start-up

Like the XC3000A, XC4000 Series devices have "Soft Start-up." When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. Immediately after start-up, the slew rate of the individual outputs is, as in the XC4000 family, determined by the individual configuration option.

XC4000 and XC4000A Compatibility

Existing XC4000 bitstreams can be used to configure an XC4000E device. XC4000A bitstreams must be recompiled for use with the XC4000E due to improved routing resources, although the devices are pin-for-pin compatible.

Additional Improvements in XC4000X Only

Increased Routing

New interconnect in the XC4000X includes twenty-two additional vertical lines in each column of CLBs and twelve new horizontal lines in each row of CLBs. The twelve "Quad Lines" in each CLB row and column include optional repowering buffers for maximum speed. Additional high-performance routing near the IOBs enhances pin flexibility.

Faster Input and Output

A fast, dedicated early clock sourced by global clock buffers is available for the IOBs. To ensure synchronization with the regular global clocks, a Fast Capture latch driven by the early clock is available. The input data can be initially loaded into the Fast Capture latch with the early clock, then transferred to the input flip-flop or latch with the low-skew global clock. A programmable delay on the input can be used to avoid hold-time requirements. See "IOB Input Signals" on page 18 for more information.

Latch Capability in CLBs

Storage elements in the XC4000X CLB can be configured as either flip-flops or latches. This capability makes the FPGA highly synthesis-compatible.

IOB Output MUX From Output Clock

A multiplexer in the IOB allows the output clock to select either the output data or the IOB clock enable as the output to the pad. Thus, two different data signals can share a single output pad, effectively doubling the number of device outputs without requiring a larger, more expensive package. This multiplexer can also be configured as an AND-gate to implement a very fast pin-to-pin path. See "IOB Output Signals" on page 21 for more information.

Additional Address Bits

Larger devices require more bits of configuration data. A daisy chain of several large XC4000X devices may require a PROM that cannot be addressed by the eighteen address bits supported in the XC4000E. The XC4000X Series therefore extends the addressing in Master Parallel configuration mode to 22 bits.

Detailed Functional Description

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer onchip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.



Basic Building Blocks

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- · An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA.

Each of these available circuits is described in this section.

Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1.

Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.

Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function

generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

Function Generators

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- any single function of five variables
- any function of four variables together with some functions of six variables
- · some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.




Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

Flip-Flops

The CLB can pass the combinatorial output(s) to the interconnect network, but can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well.

The two edge-triggered D-type flip-flops have common clock (K) and clock enable (EC) inputs. Either or both clock inputs can also be permanently enabled. Storage element functionality is described in Table 2.

Latches (XC4000X only)

The CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Storage element functionality is described in Table 2.

Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The clock pin is shared by both storage elements. However, the clock is individually invertible for each storage element. Any inverter placed on the clock input is automatically absorbed into the CLB.

Clock Enable

The clock enable signal (EC) is active High. The EC pin is shared by both storage elements. If left unconnected for either, the clock enable for that storage element defaults to the active state. EC is not invertible within the CLB.

Table 2: CLB Storage Element Functionality (active rising edge is shown)

Mode	K	EC	SR	D	Q
Power-Up or GSR	х	Х	x	х	SR
	Х	X	1	X	SR
Flip-Flop		1*	0*	D	D
	0	Х	0*	Х	Q
i stob	1	1*	0*	X	Q
Latch	0	1*	0*	D	D
Both	Х	0	0*	X	Q

Legend:

Don't care

____ Rising edge

SR Set or Reset value. Reset is default.

0* Input is Low or unconnected (default value)
1* Input is High or unconnected (default value)

Set/Reset

An asynchronous storage element input (SR) can be configured as either set or reset. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a Global Set/Reset pulse during normal operation, and the effect of a pulse on the SR pin of the CLB. All three set/reset functions for any single flip-flop are controlled by the same configuration data bit.

The set/reset state can be independently specified for each flip-flop. This input can also be independently disabled for either flip-flop.

The set/reset state is specified by using the INIT attribute, or by placing the appropriate set or reset flip-flop library symbol.

SR is active High. It is not invertible within the CLB.

Global Set/Reset

A separate Global Set/Reset line (not shown in Figure 1) sets or clears each storage element during power-up, reconfiguration, or when a dedicated Reset net is driven active. This global net (GSR) does not compete with other routing resources; it uses a dedicated distribution network.

Each flip-flop is configured as either globally set or reset in the same way that the local set/reset (SR) is specified. Therefore, if a flip-flop is set by SR, it is also set by GSR. Similarly, a reset flip-flop is reset by both SR and GSR.




Figure 2: Schematic Symbols for Global Set/Reset

GSR can be driven from any user-programmable pin as a global reset input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GSR pin of the STARTUP symbol. (See Figure 2.) A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global Set/Reset signal.

Alternatively, GSR can be driven from any internal node.

Data Inputs and Outputs

The source of a storage element data input is programmable. It is driven by any of the functions F', G', and H', or by the Direct In (DIN) block input. The flip-flops or latches drive the XQ and YQ CLB outputs. Two fast feed-through paths are available, as shown in Figure 1. A two-to-one multiplexer on each of the XQ and YQ outputs selects between a storage element output and any of the control inputs. This bypass is sometimes used by the automated router to repower internal signals.

Control Signals

Multiplexers in the CLB map the four control inputs (C1 - C4 in Figure 1) into the four internal control signals (H1, DIN/H2, SR/H0, and EC). Any of these inputs can drive any of the four internal control signals.

When the logic function is enabled, the four inputs are:

- EC Enable Clock
- SR/H0 Asynchronous Set/Reset or H function generator Input 0
- DIN/H2 Direct In or H function generator Input 2
- H1 H function generator Input 1.

When the memory function is enabled, the four inputs are:

- EC Enable Clock
- WE Write Enable
- D0 Data Input to F and/or G function generator
- D1 Data input to G function generator (16x1 and 16x2 modes) or 5th Address bit (32x1 mode).

Using FPGA Flip-Flops and Latches

The abundance of flip-flops in the XC4000 Series invites pipelined designs. This is a powerful way of increasing performance by breaking the function into smaller subfunctions and executing them in parallel, passing on the results through pipeline flip-flops. This method should be seriously considered wherever throughput is more important than latency.

To include a CLB flip-flop, place the appropriate library symbol. For example, FDCE is a D-type flip-flop with clock enable and asynchronous clear. The corresponding latch symbol (for the XC4000X only) is called LDCE.

In XC4000 Series devices, the flip flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated task. This ability increases the functional capacity of the devices.

The CLB setup time is specified between the function generator inputs and the clock input K. Therefore, the specified CLB flip-flop setup time includes the delay through the function generator.

Using Function Generators as RAM

Optional modes for each CLB make the memory look-up tables in the F' and G' function generators usable as an array of Read/Write memory cells. Available modes are level-sensitive (similar to the XC4000/A/H families), edge-triggered, and dual-port edge-triggered. Depending on the selected mode, a single CLB can be configured as either a 16x2, 32x1, or 16x1 bit array.

Supported CLB memory configurations and timing modes for single- and dual-port modes are shown in Table 3.

XC4000 Series devices are the first programmable logic devices with edge-triggered (synchronous) and dual-port RAM accessible to the user. Edge-triggered RAM simplifies system timing. Dual-port RAM doubles the effective throughput of FIFO applications. These features can be individually programmed in any XC4000 Series CLB.

Advantages of On-Chip and Edge-Triggered RAM

The on-chip RAM is extremely fast. The read access time is the same as the logic delay. The write access time is slightly slower. Both access times are much faster than any off-chip solution, because they avoid I/O delays.

Edge-triggered RAM, also called synchronous RAM, is a feature never before available in a Field Programmable Gate Array. The simplicity of designing with edge-triggered RAM, and the markedly higher achievable performance, add up to a significant improvement over existing devices with on-chip RAM.

Three application notes are available from Xilinx that discuss edge-triggered RAM: "XC4000E Edge-Triggered and Dual-Port RAM Capability," "Implementing FIFOs in XC4000E RAM," and "Synchronous and Asynchronous FIFO Designs." All three application notes apply to both XC4000E and XC4000X RAM.

Table 3: Supported RAM Modes

	16 x 1	16 x 2	32 x 1	Edge- Triggered Timing	Level- Sensitive Timing
Single-Port	1	1	√	1	7
Dual-Port	V	TV:	4.5	7	

RAM Configuration Options

The function generators in any CLB can be configured as RAM arrays in the following sizes:

- Two 16x1 RAMs; two data inputs and two data outputs with identical or, if preferred, different addressing for each RAM
- One 32x1 RAM: one data input and one data output.

One F or G function generator can be configured as a 16x1 RAM while the other function generators are used to implement any function of up to 5 inputs.

Additionally, the XC4000 Series RAM may have either of two timing modes:

- Edge-Triggered (Synchronous): data written by the designated edge of the CLB clock. WE acts as a true clock enable.
- Level-Sensitive (Asynchronous): an external WE signal acts as the write strobe.

The selected timing mode applies to both function generators within a CLB when both are configured as RAM.

The number of read ports is also programmable:

- Single Port: each function generator has a common read and write port
- Dual Port: both function generators are configured together as a single 16x1 dual-port RAM with one write port and two read ports. Simultaneous read and write operations to the same or different addresses are supported.

RAM configuration options are selected by placing the appropriate library symbol.

Choosing a RAM Configuration Mode

The appropriate choice of RAM mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Recommended usage is shown in Table 4.

The difference between level-sensitive, edge-triggered, and dual-port RAM is only in the write operation. Read operation and timing is identical for all modes of operation.

Table 4: RAM Mode Selection

	Level- Sensitive	Edge- Triggered	Dual-Port Edge- Triggered
Use for New Designs?	No	Yes	Yes
Size (16x1, Registered)	1/2 CLB	1/2 CLB	1 CLB
Simultaneous Read/Write	No	No	Yes
Relative Performance	х	2X	2X (4X effective)

RAM Inputs and Outputs

The F1-F4 and G1-G4 inputs to the function generators act as address lines, selecting a particular memory cell in each look-up table.

The functionality of the CLB control signals changes when the function generators are configured as RAM. The DIN/H2, H1, and SR/H0 lines become the two data inputs (D0, D1) and the Write Enable (WE) input for the 16x2 memory. When the 32x1 configuration is selected, D1 acts as the fifth address bit and D0 is the data input.

The contents of the memory cell(s) being addressed are available at the F' and G' function-generator outputs. They can exit the CLB through its X and Y outputs, or can be captured in the CLB flip-flop(s).

Configuring the CLB function generators as Read/Write memory does not affect the functionality of the other por-



tions of the CLB, with the exception of the redefinition of the control signals. In 16x2 and 16x1 modes, the H' function generator can be used to implement Boolean functions of F', G', and D1, and the D flip-flops can latch the F', G', H', or D0 signals.

Single-Port Edge-Triggered Mode

Edge-triggered (synchronous) RAM simplifies timing requirements. XC4000 Series edge-triggered RAM timing operates like writing to a data register. Data and address are presented. The register is enabled for writing by a logic High on the write enable input, WE. Then a rising or falling clock edge loads the data into the register, as shown in Figure 3.




Figure 3: Edge-Triggered RAM Write Timing

Complex timing relationships between address, data, and write enable signals are not required, and the external write enable pulse becomes a simple clock enable. The active edge of WCLK latches the address, input data, and WE sig-

nals. An internal write pulse is generated that performs the write. See Figure 4 and Figure 5 for block diagrams of a CLB configured as 16x2 and 32x1 edge-triggered, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port, edge-triggered mode are shown in Table 5.

The Write Clock input (WCLK) can be configured as active on either the rising edge (default) or the falling edge. It uses the same CLB pin (K) used to clock the CLB flip-flops, but it can be independently inverted. Consequently, the RAM output can optionally be registered within the same CLB either by the same clock edge as the RAM, or by the opposite edge of this clock. The sense of WCLK applies to both function generators in the CLB when both are configured as RAM.

The WE pin is active-High and is not invertible within the CLB.

Note: The pulse following the active edge of WCLK (T_{WPS} in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Table 5: Single-Port Edge-Triggered RAM Signals

RAM Signal	CLB Pin	Function
D	D0 or D1 (16x2, 16x1), D0 (32x1)	Data In
A[3:0]	F1-F4 or G1-G4	Address
A[4]	D1 (32x1)	Address
WE	WE	Write Enable
WCLK	K	Clock
SPO (Data Out)	F' or G'	Single Port Out (Data Out)




Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM




Figure 5: 32x1 Edge-Triggered Single-Port RAM (F and G addresses are identical)

Dual-Port Edge-Triggered Mode

In dual-port mode, both the F and G function generators are used to create a single 16x1 RAM array with one write port and two read ports. The resulting RAM array can be read and written simultaneously at two independent addresses. Simultaneous read and write operations at the same address are also supported.

Dual-port mode always has edge-triggered write timing, as shown in Figure 3.

Figure 6 shows a simple model of an XC4000 Series CLB configured as dual-port RAM. One address port, labeled A[3:0], supplies both the read and write address for the F function generator. This function generator behaves the same as a 16x1 single-port edge-triggered RAM array. The RAM output, Single Port Out (SPO), appears at the F function generator output. SPO, therefore, reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the G function generator. The write address for the G function generator, however, comes from the address A[3:0]. The output from this 16x1 RAM array, Dual Port Out (DPO), appears at the G function generator output. DPO, therefore, reflects the data at address DPRA[3:0].

Therefore, by using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. Simultaneous access doubles the effective throughput of the FIFO.

The relationships between CLB pins and RAM inputs and outputs for dual-port, edge-triggered mode are shown in Table 6. See Figure 7 on page 14 for a block diagram of a CLB configured in this mode.




Figure 6: XC4000 Series Dual-Port RAM, Simple Model

Table 6: Dual-Port Edge-Triggered RAM Signals

RAM Signal	CLB Pin	Function	
D	D0	Data In	
A[3:0]	F1-F4	Read Address for F,	
-		Write Address for F and G	
DPRA[3:0]	G1-G4	Read Address for G	
WE	WE	Write Enable	
WCLK	K	Clock	
SPO	F'	Single Port Out	
		(addressed by A[3:0])	
DPO	G'	Dual Port Out	
	[(addressed by DPRA[3:0])	

Note: The pulse following the active edge of WCLK (T_{WPS} in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Single-Port Level-Sensitive Timing Mode

Note: Edge-triggered mode is recommended for all new designs. Level-sensitive mode, also called asynchronous mode, is still supported for XC4000 Series backward-compatibility with the XC4000 family.

Level-sensitive RAM timing is simple in concept but can be complicated in execution. Data and address signals are presented, then a positive pulse on the write enable pin (WE) performs a write into the RAM at the designated address. As indicated by the "level-sensitive" label, this RAM acts like a latch. During the WE High pulse, changing the data lines results in new data written to the old address. Changing the address lines while WE is High results in spurious data written to the new address—and possibly at other addresses as well, as the address lines inevitably do not all change simultaneously.

The user must generate a carefully timed WE signal. The delay on the WE signal and the address lines must be carefully verified to ensure that WE does not become active until after the address lines have settled, and that WE goes inactive before the address lines change again. The data must be stable before and after the falling edge of WE.

In practical terms, WE is usually generated by a 2X clock. If a 2X clock is not available, the falling edge of the system clock can be used. However, there are inherent risks in this approach, since the WE pulse must be guaranteed inactive before the next rising edge of the system clock. Several older application notes are available from Xilinx that discuss the design of level-sensitive RAMs. These application notes include XAPP031, "Using the XC4000 RAM Capability," and XAPP042, "High-Speed RAM Design in XC4000." However, the edge-triggered RAM available in the XC4000 Series is superior to level-sensitive RAM for almost every application.




Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

Table 7: Single-Port Level-Sensitive RAM Signals

RAM Signal	CLB Pin	Function
D	D0 or D1	Data In
A[3:0]	F1-F4 or G1-G4	Address
WE	WE	Write Enable
0	F' or G'	Data Out




Figure 8: Level-Sensitive RAM Write Timing




Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM




Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)

Fast Carry Logic

Each CLB F and G function generator contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources.

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

This fast carry logic is one of the more significant features of the XC4000 Series, speeding up arithmetic and counting into the 70 MHz range.

The carry chain in XC4000E devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. (See Figure 11.) In order to improve speed in the high-capacity XC4000X devices, which can potentially have very long carry chains, the carry chain travels upward only, as shown in Figure 12. Additionally, standard interconnect can be used to route a carry signal in the downward direction.

Figure 13 on page 17 shows an XC4000E CLB with dedicated fast carry logic. The carry logic in the XC4000X is similar, except that COUT exits at the top only, and the signal CINDOWN does not exist. As shown in Figure 13, the carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 14 on page 18 shows the details of the carry logic for the XC4000E. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 13. The XC4000X carry logic is very similar, but a multiplexer on the pass-through carry chain has been eliminated to reduce delay. Additionally, in the XC4000X the multiplexer on the G4 path has a memory-programmable 0 input, which permits G4 to directly connect to COUT. G4 thus becomes an additional high-speed initialization path for carry-in.

The dedicated carry logic is discussed in detail in Xilinx document XAPP 013: "Using the Dedicated Carry Logic in

XC4000." This discussion also applies to XC4000E devices, and to XC4000X devices when the minor logic changes are taken into account.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.




Figure 11: Available XC4000E Carry Propagation Paths




Figure 12: Available XC4000X Carry Propagation Paths (dotted lines use general Interconnect)






Figure 13: Fast Carry Logic in XC4000E CLB (shaded area not present in XC4000X)




Figure 14: Detail of XC4000E Dedicated Carry Logic

Input/Output Blocks (IOBs)

User-configurable input/output blocks (IOBs) provide the interface between external package pins and the internal logic. Each IOB controls one package pin and can be configured for input, output, or bidirectional signals.

Figure 15 shows a simplified block diagram of the XC4000E IOB. A more complete diagram of the XC4000E IOB can be found in Figure 40 on page 41, in the "Boundary Scan" section. Figure 40 includes the boundary scan logic in the IOB.

Figure 16 shows a simplified block diagram of the XC4000X IOB. The XC4000X IOB contains some special features not included in the XC4000E IOB. These features are highlighted in Figure 16, and discussed throughout this section. When XC4000X special features are discussed, they are clearly identified in the text. Any feature not so identified is present in both XC4000E and XC4000X devices.

IOB Input Signals

Two paths, labeled I1 and I2 in Figure 15 and Figure 16, bring input signals into the array. Inputs also connect to an

input register that can be programmed as either an edgetriggered flip-flop or a level-sensitive latch.

The choice is made by placing the appropriate library symbol. For example, IFD is the basic input flip-flop (rising edge triggered), and ILD is the basic input latch (transparent-High). Variations with inverted clocks are available, and some combinations of latches and flip-flops can be implemented in a single IOB, as described in the XACT Libraries Guide.

The XC4000E inputs can be globally configured for either TTL (1.2V) or 5.0 volt CMOS thresholds, using an option in the bitstream generation software. There is a slight input hysteresis of about 300mV. The XC4000E output levels are also configurable; the two global adjustments of input threshold and output level are independent.

inputs on the XC4000XL are TTL compatible and 3.3V CMOS compatible. Outputs on the XC4000XL are pulled to the 3.3V positive supply.

The inputs of XC4000 Series 5-Volt devices can be driven by the outputs of any 3.3-Volt device, if the 5-Volt inputs are in TTL mode.

Supported sources for XC4000 Series device inputs are shown in Table 8.




Figure 15: Simplified Block Diagram of XC4000E IOB




Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)

Table 8: Supported Sources for XC4000 Series Device Inputs

		00E/EX Inputs	XC4000XL Series inputs		
Source	5 V, TTL	5 V, CMOS	3.3 V CMOS		
Any device, Vcc = 3.3 V, CMOS outputs	٧	Unreli	V		
XC4000 Series, Vcc = 5 V, TTL outputs	1	-able Data	√		
Any device, Vcc = 5 V, TTL outputs (Voh ≤ 3.7 V)	1	Duta	√		
Any device, Vcc = 5 V, CMOS outputs	4	1	√		

XC4000XL 5-Volt Tolerant I/Os

The I/Os on the XC4000XL are fully 5-volt tolerant even though the $V_{\rm CC}$ is 3.3 volts. This allows 5 V signals to directly connect to the XC4000XL inputs without damage, as shown in Table 8. In addition, the 3.3 volt $V_{\rm CC}$ can be applied before or after 5 volt signals are applied to the I/Os. This makes the XC4000XL immune to power supply sequencing problems.

Registered Inputs

The I1 and I2 signals that exit the block can each carry either the direct or registered input signal.

The input and output storage elements in each IOB have a common clock enable input, which, through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC pin on the XC4000 Series CLB. It cannot be inverted within the IOB.

The storage element behavior is shown in Table 9.

Table 9: Input Register Functionality (active rising edge is shown)

Mode	Clock	Clock Enable	D	Q
Power-Up or GSR	X	x	Х	SR
Flip-Flop		1*	D	D
	0	Х	Х	a
Latch	1	1*	Х	Q
	0	1*	D	D
Both	X	0	Х	Q

Legend:

X Don't care
_/ Rising edge

SR Set or Reset value. Reset is default.

input is Low or unconnected (default value)

Input is High or unconnected (default value)

Optional Delay Guarantees Zero Hold Time

The data input to the register can optionally be delayed by several nanoseconds. With the delay enabled, the setup time of the input flip-flop is increased so that normal clock routing does not result in a positive hold-time requirement. A positive hold time requirement can lead to unreliable, temperature- or processing-dependent operation.

The input flip-flop setup time is defined between the data measured at the device I/O pin and the clock input at the IOB (not at the clock pin). Any routing delay from the device clock pin to the clock input of the IOB must, therefore, be subtracted from this setup time to arrive at the real setup time requirement relative to the device pins. A short specified setup time might, therefore, result in a negative setup time at the device pins, i.e., a positive hold-time requirement

When a delay is inserted on the data line, more clock delay can be tolerated without causing a positive hold-time requirement. Sufficient delay eliminates the possibility of a data hold-time requirement at the external pin. The maximum delay is therefore inserted as the default.

The XC4000E IOB has a one-tap delay element: either the delay is inserted (default), or it is not. The delay guarantees a zero hold time with respect to clocks routed through any of the XC4000E global clock buffers. (See "Global Nets and Buffers (XC4000E only)" on page 33 for a description of the global clock buffers in the XC4000E.) For a shorter input register setup time, with non-zero hold, attach a NODELAY attribute or property to the flip-flop.

The XC4000X IOB has a two-tap delay element, with choices of a full delay, a partial delay, or no delay. The attributes or properties used to select the desired delay are shown in Table 10. The choices are no added attribute, MEDDELAY, and NODELAY. The default setting, with no added attribute, ensures no hold time with respect to any of the XC4000X clock buffers, including the Global Low-Skew buffers. MEDDELAY ensures no hold time with respect to the Global Early buffers. Inputs with NODELAY may have a positive hold time with respect to all clock buffers. For a description of each of these buffers, see "Global Nets and Buffers (XC4000X only)" on page 35.

Table 10: XC4000X IOB Input Delay Element

Value	When to Use
full delay (default, no attribute added)	Zero Hold with respect to Global Low- Skew Buffer, Global Early Buffer
MEDDELAY	Zero Hold with respect to Global Early Buffer
NODELAY	Short Setup, positive Hold time



Additional Input Latch for Fast Capture (XC4000X only)

The XC4000X IOB has an additional optional latch on the input. This latch, as shown in Figure 16, is clocked by the output clock — the clock used for the output flip-flop — rather than the input clock. Therefore, two different clocks can be used to clock the two input storage elements. This additional latch allows the very fast capture of input data, which is then synchronized to the internal clock by the IOB flip-flop or latch.

To use this Fast Capture technique, drive the output clock pin (the Fast Capture latching signal) from the output of one of the Global Early buffers supplied in the XC4000X. The second storage element should be clocked by a Global Low-Skew buffer, to synchronize the incoming data to the internal logic. (See Figure 17.) These special buffers are described in "Global Nets and Buffers (XC4000X only)" on page 35.

The Fast Capture latch (FCL) is designed primarily for use with a Global Early buffer. For Fast Capture, a single clock signal is routed through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) The Fast Capture latch is clocked by the Global Early buffer, and the standard IOB flip-flop or latch is clocked by the Global Low-Skew buffer. This mode is the safest way to use the Fast Capture latch, because the clock buffers on both storage elements are driven by the same pad. There is no external skew between clock pads to create potential problems.

To place the Fast Capture latch in a design, use one of the special library symbols, ILFFX or ILFLX. ILFFX is a transparent-Low Fast Capture latch followed by an active-High input flip-flop. ILFLX is a transparent-Low Fast Capture latch followed by a transparent-High input latch. Any of the clock inputs can be inverted before driving the library element, and the inverter is absorbed into the IOB. If a single BUFG output is used to drive both clock inputs, the software automatically runs the clock through both a Global Low-Skew buffer and a Global Early buffer, and clocks the Fast Capture latch appropriately.

Figure 16 on page 19 also shows a two-tap delay on the input. By default, if the Fast Capture latch is used, the Xilinx software assumes a Global Early buffer is driving the clock, and selects MEDDELAY to ensure a zero hold time. Select




Figure 17: Examples Using XC4000X FCL

the desired delay based on the discussion in the previous subsection.

IOB Output Signals

Output signals can be optionally inverted within the IOB, and can pass directly to the pad or be stored in an edge-triggered flip-flop. The functionality of this flip-flop is shown in Table 11.

An active-High 3-state signal can be used to place the output buffer in a high-impedance state, implementing 3-state outputs or bidirectional I/O. Under configuration control, the output (OUT) and output 3-state (T) signals can be inverted. The polarity of these signals is independently configured for each IOB.

The 4-mA maximum output current specification of many FPGAs often forces the user to add external buffers, which are especially cumbersome on bidirectional I/O lines. The XC4000E and XC4000EX/XL devices solve many of these problems by providing a guaranteed output sink current of 12 mA. Two adjacent outputs can be interconnected externally to sink up to 24 mA. The XC4000E and XC4000EX/XL FPGAs can thus directly drive buses on a printed circuit board.

By default, the output pull-up structure is configured as a TTL-like totem-pole. The High driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc. Alternatively, the outputs can be globally configured as CMOS drivers, with p-channel pull-up transistors pulling to Vcc. This option, applied using the bitstream generation software, applies to all outputs on the device. It is not individually programmable. In the XC4000XL, all outputs are pulled to the positive supply rail.

Table 11: Output Flip-Flop Functionality (active rising edge is shown)

Mode	Clock	Clock Enable	т	ם	Q
Power-Up or GSR	Х	Х	0*	Х	SR
•	Х	0	0*	Х	Q
Flip-Flop		1*	0*	D	D
	Х	Х	1	Х	Z
	0	Х	0*	Х	Q

Legend:

X Don't care

√ Rising edge

SR Set or Reset value. Reset is default.

0* Input is Low or unconnected (default value)
1* Input is High or unconnected (default value)

Z 3-state

Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of The Programmable Logic Data Book.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

Table 12: Supported Destinations for XC4000 Series Outputs

	XC4000 Series Outputs			
Destination	3.3 V, CMOS	5 V, TTL	5 V, CMOS	
Any typical device, Vcc = 3.3 V, CMOS-threshold inputs	1	7	some1	
Any device, Vcc = 5 V, TTL-threshold inputs	7	1	1	
Any device, Vcc = 5 V, CMOS-threshold inputs	Unre Da		1	

1. Only if destination device has 5-V tolerant inputs




Figure 18: Open-Drain Output

Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal Power/ Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called "Soft Startup," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

Global Three-State

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 9 for details.

Alternatively, GTS can be driven from any internal node.



Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 19, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.




Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k Ω – 100 k Ω This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 64 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 35.

Global Set/Reset

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set

or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops. The choice of set or clear applies to both the initial state of the flip-flop and the response to the Global Set/Reset pulse. See "Global Set/Reset" on page 9 for a description of how to use GSR.

JTAG Support

Embedded logic attached to the IOBs contains test structures compatible with IEEE Standard 1149.1 for boundary scan testing, permitting easy chip and board-level testing. More information is provided in "Boundary Scan" on page 40.

Three-State Buffers

A pair of 3-state buffers is associated with each CLB in the array. (See Figure 27 on page 28.) These 3-state buffers can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources. Programmable pull-up resistors attached to these longlines help to implement a wide wired-AND function.

The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in Table 13.

Another 3-state buffer with similar access is located near each I/O block along the right and left edges of the array. (See Figure 33 on page 32.)

The horizontal longlines driven by the 3-state buffers have a weak keeper at each end. This circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Special longlines running along the perimeter of the array can be used to wire-AND signals coming from nearby IOBs or from internal longlines. These longlines form the wide edge decoders discussed in "Wide Edge Decoders" on page 25.

Three-State Buffer Modes

The 3-state buffers can be configured in three modes:

- · Standard 3-state buffer
- · Wired-AND with input on the I pin
- Wired OR-AND

Standard 3-State Buffer

All three pins are used. Place the library element BUFT. Connect the input to the I pin and the output to the O pin. The T pin is an active-High 3-state (i.e. an active-Low enable). Tie the T pin to Ground to implement a standard buffer.

Wired-AND with input on the I Pin

The buffer can be used as a Wired-AND. Use the WAND1 library symbol, which is essentially an open-drain buffer. WAND4, WAND8, and WAND16 are also available. See the *XACT Libraries Guide* for further information.

The T pin is internally tied to the I pin. Connect the input to the I pin and the output to the O pin. Connect the outputs of all the WAND1s together and attach a PULLUP symbol.

Wired OR-AND

The buffer can be configured as a Wired OR-AND. A High level on either input turns off the output. Use the WOR2AND library symbol, which is essentially an opendrain 2-input OR gate. The two input pins are functionally equivalent. Attach the two inputs to the I0 and I1 pins and tie the output to the O pin. Tie the outputs of all the WOR2ANDs together and attach a PULLUP symbol.

Three-State Buffer Examples

Figure 21 shows how to use the 3-state buffers to implement a wired-AND function. When all the buffer inputs are High, the pull-up resistor(s) provide the High output.

Figure 22 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active-High 3-state (T) is identical to an active-Low output enable, as shown in Table 13.

Table 13: Three-State Buffer Functionality

IN	T	OUT
Х	1	Z
IN	0	IN




Figure 21: Open-Drain Buffers implement a Wired-AND Function




Figure 22: 3-State Buffers implement a Multiplexer

Wide Edge Decoders

Dedicated decoder circuitry boosts the performance of wide decoding functions. When the address or data field is wider than the function generator inputs, FPGAs need multi-level decoding and are thus slower than PALs. XC4000 Series CLBs have nine inputs. Any decoder of up to nine inputs is, therefore, compact and fast. However, there is also a need for much wider decoders, especially for address decoding in large microprocessor systems.

An XC4000 Series FPGA has four programmable decoders located on each edge of the device. The inputs to each decoder are any of the IOB I1 signals on that edge plus one local interconnect per CLB row or column. Each row or column of CLBs provides up to three variables or their compliments., as shown in Figure 23. Each decoder generates a High output (resistor pull-up) when the AND condition of the selected inputs, or their complements, is true. This is analogous to a product term in typical PAL devices.

Each of these wired-AND gates is capable of accepting up to 42 inputs on the XC4005E and 72 on the XC4013E. There are up to 96 inputs for each decoder on the XC4028X and 132 on the XC4052X. The decoders may also be split in two when a larger number of narrower decoders are required, for a maximum of 32 decoders per device.

The decoder outputs can drive CLB inputs, so they can be combined with other logic to form a PAL-like AND/OR structure. The decoder outputs can also be routed directly to the chip outputs. For fastest speed, the output should be on the same chip edge as the decoder. Very large PALs can be emulated by ORing the decoder outputs in a CLB. This decoding feature covers what has long been considered a weakness of older FPGAs. Users often resorted to external PALs for simple but fast decoding functions. Now, the dedicated decoders in the XC4000 Series device can implement these functions fast and efficiently.

To use the wide edge decoders, place one or more of the WAND library symbols (WAND1, WAND4, WAND8, WAND16). Attach a DECODE attribute or property to each WAND symbol. Tie the outputs together and attach a PUL-

LUP symbol. Location attributes or properties such as L (left edge) or TR (right half of top edge) should also be used to ensure the correct placement of the decoder inputs.




Figure 23: XC4000 Series Edge Decoding Example




Figure 24: XC4000 Series Oscillator Symbol

On-Chip Oscillator

XC4000 Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration modes. The oscillator runs at a nominal 8 MHz frequency that varies with process, Vcc, and temperature. The output frequency falls between 4 and 10 MHz.

The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as 50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see Figure 24).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

Interconnect Overview

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

 Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.


CLB Routing Connections

A high-level diagram of the routing resources associated with one CLB is shown in Figure 25. The shaded arrows represent routing present only in XC4000X devices.

Table 14 shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

Figure 27 on page 28 is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.



x5994

Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)

Table 14: Routing per CLB in XC4000 Series Devices

	XC	4000E	XC4000X		
	Vertical	Horizontal	Vertical	Horizontal	
Singles	8	8	8	8	
Doubles	4	4	4	4	
Quads	0	0	12	12	
Longlines	6	6	10	6	
Direct Connects	0	0	2	2	
Globals	4	0	8	0	
Carry Logic	2	0	1	0	
Total	24	18	45	32	




Figure 26: Programmable Switch Matrix (PSM)

Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each switch matrix consists of programmable pass transistors used to establish connections between the lines (see Figure 26).


For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.

Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and a column of CLBs.

Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 28. Routing connectivity is shown in Figure 27.

Single-length lines incur a delay whenever they go through a switching matrix. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.



- ☐ Common to XC4000E and XC4000X
- XC4000X only
- Programmable Switch Matrix

Figure 27: Detail of Programmable Interconnect Associated with XC4000 Series CLB




Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 28). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs




Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 24 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This circuit pre-

vents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 28.

Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.




Figure 30: XC4000X Direct Interconnect

I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.

Figure 33 on page 32 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 28. The shaded areas represent routing and routing connections present only in XC4000X devices.

Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 31.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.




Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge)
WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)




Figure 32: XC4000X Octal I/O Routing




Figure 33: Detail of Programmable Interconnect Associated with XC4000 Series IOB (Left Edge)



IOB inputs and outputs interface with the octal lines via the single-length interconnect lines. Single-length lines are also used for communication between the octals and double-length lines, guads, and longlines within the CLB array.

Segmentation into buffered octals was found to be optimal for distributing signals over long distances around the device.

Global Nets and Buffers

Both the XC4000E and the XC4000X have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew. The global buffers are described in detail in the following sections. The text descriptions and diagrams are summarized in Table 15. The table shows which CLB and IOB clock pins can be sourced by which global buffers.

In both XC4000E and XC4000X devices, placement of a library symbol called BUFG results in the software choosing the appropriate clock buffer, based on the timing requirements of the design. The detailed information in these sections is included only for reference.

Global Nets and Buffers (XC4000E only)

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The four global lines can be driven by either of two types of global buffers. The clock pins of every CLB and IOB can also be sourced from local interconnect.

Two different types of clock buffers are available in the XC4000E:

- Primary Global Buffers (BUFGP)
- Secondary Global Buffers (BUFGS)

Four Primary Global buffers offer the shortest delay and negligible skew. Four Secondary Global buffers have slightly longer delay and slightly more skew due to potentially heavier loading, but offer greater flexibility when used to drive non-clock CLB inputs.

The Primary Global buffers must be driven by the semidedicated pads. The Secondary Global buffers can be sourced by either semi-dedicated pads or internal nets.

Each CLB column has four dedicated vertical Global lines. Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in Figure 34. Each corner of the device has one Primary buffer and one Secondary buffer.

IOBs along the left and right edges have four vertical global longlines. Top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

A global buffer should be specified for all timing-sensitive global signal distribution. To use a global buffer, place a BUFGP (primary buffer), BUFGS (secondary buffer), or BUFG (either primary or secondary buffer) element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=L attribute or property to a BUFGS symbol to direct that a buffer be placed in one of the two Secondary Global buffers on the left edge of the device, or a LOC=BL to indicate the Secondary Global buffer on the bottom edge of the device, on the left.

Table 15: Clock Pin Access

	XC4	XC4000E		XC4000X		
	BUFGP	BUFGS	BUFGLS	L & R BUFGE	T & B BUFGE	inter- connect
All CLBs in Quadrant	V	V	V	7	1	1
All CLBs in Device	√	√	√			V
IOBs on Adjacent Vertical Half Edge	7	1	1	1	V	1
IOBs on Adjacent Vertical Full Edge	1	1	1	1		7
IOBs on Adjacent Horizontal Half Edge (Direct)		24 7 4 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		7		7
IOBs on Adjacent Horizontal Half Edge (through CLB globals)		7	7	1	√	1
IOBs on Adjacent Horizontal Full Edge (through CLB globals)	√	1	1			- √

L = Left, R = Right, T = Top, B = Bottom




Figure 34: XC4000E Global Net Distribution




Figure 35: XC4000X Global Net Distribution

Global Nets and Buffers (XC4000X only)

Eight vertical longlines in each CLB column are driven by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The global lines are broken in the center of the array, to allow faster distribution and to minimize skew across the whole array. Each half-column global line has its own buffered multiplexer, as shown in Figure 35. The top and bottom global lines cannot be connected across the center of the device, as this connection might introduce unacceptable skew. The top and bottom halves of the global lines must be separately driven — although they can be driven by the same global buffer.

The eight global lines in each CLB column can be driven by either of two types of global buffers. They can also be driven by internal logic, because they can be accessed by single, double, and quad lines at the top, bottom, half, and quarter points. Consequently, the number of different clocks that can be used simultaneously in an XC4000X device is very large.

There are four global lines feeding the IOBs at the left edge of the device. IOBs along the right edge have eight global lines. There is a single global line along the top and bottom edges with access to the IOBs. All IOB global lines are broken at the center. They cannot be connected across the center of the device, as this connection might introduce unacceptable skew.

IOB global lines can be driven from two types of global buffers, or from local interconnect. Alternatively, top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

Two different types of clock buffers are available in the XC4000X:

- Global Low-Skew Buffers (BUFGLS)
- Global Early Buffers (BUFGE)

Global Low-Skew Buffers are the standard clock buffers. They should be used for most internal clocking, whenever a large portion of the device must be driven.

Global Early Buffers are designed to provide a faster clock access, but CLB access is limited to one-fourth of the device. They also facilitate a faster I/O interface.

Figure 35 is a conceptual diagram of the global net structure in the XC4000X.

Global Early buffers and Global Low-Skew buffers share a single pad. Therefore, the same IPAD symbol can drive one buffer of each type, in parallel. This configuration is particularly useful when using the Fast Capture latches, as described in "IOB Input Signals" on page 18. Paired Global Early and Global Low-Skew buffers share a common input; they cannot be driven by two different signals.

Choosing an XC4000X Clock Buffer

The clocking structure of the XC4000X provides a large variety of features. However, it can be simple to use, without understanding all the details. The software automatically handles clocks, along with all other routing, when the appropriate clock buffer is placed in the design. In fact, if a buffer symbol called BUFG is placed, rather than a specific type of buffer, the software even chooses the buffer most appropriate for the design. The detailed information in this section is provided for those users who want a finer level of control over their designs.

If fine control is desired, use the following summary and Table 15 on page 33 to choose an appropriate clock buffer.

- The simplest thing to do is to use a Global Low-Skew buffer.
- If a faster clock path is needed, try a BUFG. The software will first try to use a Global Low-Skew Buffer. If timing requirements are not met, a faster buffer will automatically be used.
- If a single quadrant of the chip is sufficient for the clocked logic, and the timing requires a faster clock than the Global Low-Skew buffer, use a Global Early buffer.

Global Low-Skew Buffers

Each corner of the XC4000X device has two Global Low-Skew buffers. Any of the eight Global Low-Skew buffers can drive any of the eight vertical Global lines in a column of CLBs. In addition, any of the buffers can drive any of the four vertical lines accessing the IOBs on the left edge of the device, and any of the eight vertical lines accessing the IOBs on the right edge of the device. (See Figure 36 on page 36.)

IOBs at the top and bottom edges of the device are accessed through the vertical Global lines in the CLB array, as in the XC4000E. Any Global Low-Skew buffer can, therefore, access every IOB and CLB in the device.

The Global Low-Skew buffers can be driven by either semidedicated pads or internal logic.

To use a Global Low-Skew buffer, instantiate a BUFGLS element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGLS be placed in one of the two Global Low-Skew buffers on the top edge of the device, or a LOC=TR to indicate the Global Low-Skew buffer on the top edge of the device, on the right.




Figure 36: Any BUFGLS (GCK1 - GCK8) Can Drive Any or All Clock Inputs on the Device

Global Early Buffers

Each corner of the XC4000X device has two Global Early buffers. The primary purpose of the Global Early buffers is to provide an earlier clock access than the potentially heavily-loaded Global Low-Skew buffers. A clock source applied to both buffers will result in the Global Early clock edge occurring several nanoseconds earlier than the Global Low-Skew buffer clock edge, due to the lighter loading.

Global Early buffers also facilitate the fast capture of device inputs, using the Fast Capture latches described in "IOB Input Signals" on page 18. For Fast Capture, take a single clock signal, and route it through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) Use the Global Early buffer to clock the Fast Capture latch, and the Global Low-Skew buffer to clock the normal input flip-flop or latch, as shown in Figure 17 on page 21.

The Global Early buffers can also be used to provide a fast Clock-to-Out on device output pins. However, an early clock in the output flip-flop IOB must be taken into consideration when calculating the internal clock speed for the design.

The Global Early buffers at the left and right edges of the chip have slightly different capabilities than the ones at the top and bottom. Refer to Figure 37, Figure 38, and Figure 35 on page 34 while reading the following explanation.

Each Global Early buffer can access the eight vertical Global lines for all CLBs in the quadrant. Therefore, only one-fourth of the CLB clock pins can be accessed. This restriction is in large part responsible for the faster speed of the buffers, relative to the Global Low-Skew buffers.




Figure 37: Left and Right BUFGEs Can Drive Any or All Clock inputs in Same Quadrant or Edge (GCK1 is shown. GCK2, GCK5 and GCK6 are similar.)

The left-side Global Early buffers can each drive two of the four vertical lines accessing the IOBs on the entire left edge of the device. The right-side Global Early buffers can each drive two of the eight vertical lines accessing the IOBs on the entire right edge of the device. (See Figure 37.)

Each left and right Global Early buffer can also drive half of the IOBs along either the top or bottom edge of the device, using a dedicated line that can only be accessed through the Global Early buffers.

The top and bottom Global Early buffers can drive half of the IOBs along either the left or right edge of the device, as shown in Figure 38. They can only access the top and bottom IOBs via the CLB global lines.




Figure 38: Top and Bottom BUFGEs Can Drive Any or All Clock Inputs In Same Quadrant (GCK8 is shown. GCK3, GCK4 and GCK7 are similar.)

The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

Power Distribution

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in Figure 39. An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically, a 0.1 µF capacitor connected between each Vcc pin and the board's Ground plane will provide adequate decoupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.




Figure 39: XC4000 Series Power Distribution

Pin Descriptions

There are three types of pins in the XC4000 Series devices:

- · Permanently dedicated pins
- · User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k Ω - 100 k Ω pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k Ω - 100 k Ω pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/ Reset net, GSR. See "Global Set/Reset" on page 9 for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See "IOB Output Signals" on page 21 for more information on GTS.

Device pins for XC4000 Series devices are described in Table 16. Pin functions during configuration for each of the seven configuration modes are summarized in Table 22 on page 64, in the "Configuration Timing" section.

Table 16: Pin Descriptions

Pin Name	I/O During	I/O After	Din Description
Pin Name Permanently I	Config.	Config.	Pin Description
VCC		1	Eight or more (depending on package) connections to the nominal +5 V supply voltage (+3.3 V for low-voltage devices). All must be connected, and each must be decoupled
GND		1	with a 0.01 - 0.1 μF capacitor to Ground. Eight or more (depending on package type) connections to Ground. All must be con-
	<u>'</u>		nected.
CCLK	I or O	I	During configuration, Configuration Clock (CCLK) is an output in Master modes or Asynchronous Peripheral mode, but is an input in Slave mode and Synchronous Peripheral mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High time restriction on XC4000 Series devices, except during Readback. See "Violating the Maximum High and Low Time Specification for the Readback Clock" on page 54 for an explanation of this exception.
DONE	I/O	0	DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the XACTstep program that creates the configuration bitstream. The resistor is included by default.
PROGRAM	ı	I	PROGRAM is an active Low input that forces the FPGA to clear its configuration memory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT. The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to Vcc.
User I/O Pins	That Can	Have Spe	ecial Functions
RDY/BUSY	0	1/0	During Peripheral mode configuration, this pin indicates when it is appropriate to write another byte of data into the FPGA. The same status is also available on D7 in Asynchronous Peripheral mode, if a read operation is performed when the device is selected. After configuration, RDY/BUSY is a user-programmable I/O pin. RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.
RCLK	0	I/O	During Master Parallel configuration, each change on the A0-A17 outputs (A0 - A21 for XC4000X) is preceded by a rising edge on RCLK, a redundant output signal. RCLK is useful for clocked PROMs. It is rarely used during configuration. After configuration, RCLK is a user-programmable I/O pin.
M0, M1, M2	ı		As Mode inputs, these pins are sampled after $\overline{\text{INIT}}$ goes High to determine the configuration mode to be used. After configuration, M0 and M2 can be used as inputs, and M1 can be used as a 3-state output. These three pins have no associated input or output registers. During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of $4.7~\text{k}\Omega$ is recommended. These pins can only be used as inputs or outputs when called out by special schematic definitions. To use these pins, place the library components MD0, MD1, and MD2 instead of the usual pad symbols. Input or output buffers must still be used.
TDO	0	0	If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. This pin can be user output only when called out by special schematic definitions. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used.



Table 16: Pin Descriptions (Continued)

Pin Name	VO During Config.	I/O After Config.	Pin Description
TDI, TCK, TMS	I	I/O or I (JTAG)	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. In this case, they must be called out by special schematic definitions. To use these pins, place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used.
HDC	0	1/0	High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.
LDC	0	1/0	Low During Configuration (LDC) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, LDC is a user-programmable I/O pin.
INIT	I/O	I/O	Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k Ω - 10 k Ω external pull-up resistor is recommended. As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 μ s after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin.
PGCK1 - PGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-programmable I/O. The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.
SGCK1 - SGCK4 (XC4000E only)	Weak Pull-up	I or I/O	Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGS symbol is automatically placed on one of these pins.
GCK1 - GCK8 (XC4000X only)	Weak Pull-up	I or I/O	Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Global Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O. Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol is automatically placed on one of these pins.
CS0, CS1, WS, RS	l	1/0	These four inputs are used in Asynchronous Peripheral mode. The chip is selected when \overline{CSO} is Low and CS1 is High. While the chip is selected, a Low on Write Strobe (\overline{WS}) loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe (\overline{RS}) changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High. In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. \overline{WS} and \overline{RS} should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins.
A0 - A17	0	I/O	During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.

Table 16: Pin Descriptions (Continued)

Pin Name	I/O During Config.	I/O After Config.	Pin Description
A18 - A21 (XC4000X only)	o	1/0	During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)
D0 - D7	ı	1/0	During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.
DIN		1/0	During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.
DOUT	o	1/0	During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input. In Express mode, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.
Unrestricted (Jser-Prog	rammabl	e VO Pins
I/O	Weak Pull-up	I/O	These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (50 k Ω - 100 k Ω) that defines the logic level as High.

Boundary Scan

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset

for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "Boundary Scan in XC4000 Devices."

Figure 40 on page 41 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.

Figure 41 on page 42 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 53.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the data register, respectively, and BSCANT.UPD, which is



always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).




Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.




Figure 41: XC4000 Series Boundary Scan Logic

Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 17.

Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 42. The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

Including Boundary Scan in a Schematic


If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 43.

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

Table 17: Boundary Scan Instructions

ins	structi	on	Test	TDO Source	VO Data
12	11	10	Selected	150 Source	Source
0	0	0	EXTEST	DR	DR
0	0	1	SAMPLE/	DR	Pin/Logic
			PRELOAD		
0	1	0	USER 1	BSCAN.	User Logic
				TDO1	
0	1	1	USER 2	BSCAN.	User Logic
				TDO2	
1	0	0	READBACK	Readback	Pin/Logic
	ļ			Data	
1	0	1	CONFIGURE	DOUT	Disabled
1	1	0	Reserved	****	*****
1	1	1	BYPASS	Bypass	_
				Register	



X6075

Figure 42: Boundary Scan Bit Sequence

Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "Boundary Scan in XC4000E Devices."




Figure 43: Boundary Scan Schematic Example

Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACT step development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

Special Purpose Pins

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT step development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.

In XC4000 Series devices, the mode pins have weak pullup resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as $100~\text{k}\Omega$) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of $4.7~\text{k}\Omega$ is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of MO/RT. M1/RD is desired.

Configuration Modes

XC4000E devices have six configuration modes. XC4000X devices have the same six modes, plus an additional configuration mode. These modes are selected by a 3-bit input code applied to the M2, M1, and M0 inputs. There are three self-loading Master modes, two Peripheral modes, and a Serial Slave mode, which is used primarily for daisy-chained devices. The coding for mode selection is shown in Table 18.

Table 18: Configuration Modes

Mode	M2	M1	MO	CCLK	Data
Master Serial	0	0	0	output	Bit-Serial
Slave Serial	1	1	1	input	Bit-Serial
Master Parallel Up	1	0	0	output	Byte-Wide, increment from 00000
Master Parallel Down	1	1	0	output	Byte-Wide, decrement from 3FFFF
Peripheral Synchronous*	0	1	1	input	Byte-Wide
Peripheral Asynchronous	1	0	1	output	Byte-Wide
Reserved	0	1	0		-
Reserved	0	0	1		

Note: * Peripheral Synchronous can be considered bytewide Slave Parallel

A detailed description of each configuration mode, with timing information, is included later in this data sheet. During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during configuration are shown in Table 22 on page 64.

Master Modes

The three Master modes use an internal oscillator to generate a Configuration Clock (CCLK) for driving potential slave devices. They also generate address and timing for external PROM(s) containing the configuration data.

Master Parallel (Up or Down) modes generate the CCLK signal and PROM addresses and receive byte parallel data. The data is internally serialized into the FPGA data-frame format. The up and down selection generates starting addresses at either zero or 3FFFF (3FFFFF when 22 address lines are used), for compatibility with different microprocessor addressing conventions. The Master Serial mode generates CCLK and receives the configuration data in serial form from a Xilinx serial-configuration PROM.

CCLK speed is selectable as either 1 MHz (default) or 8 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is -50% to +25%.

Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.

Peripheral Modes

The two Peripheral modes accept byte-wide data from a bus. A RDY/BUSY status is available as a handshake signal. In Asynchronous Peripheral mode, the internal oscillator generates a CCLK burst signal that serializes the byte-wide data. CCLK can also drive slave devices. In the synchronous mode, an externally supplied clock input to CCLK serializes the data.

Slave Serial Mode

In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 51 on page 56. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count,



is passed through and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received. Figure 47 on page 51 shows the start-up timing for an XC4000 Series device.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM file formatter must be used to combine the bitstreams for a daisy-chained configuration.

Multi-Family Daisy Chain

All Xilinx FPGAs of the XC2000, XC3000, and XC4000 Series use a compatible bitstream format and can, therefore, be connected in a daisy chain in an arbitrary sequence. There is, however, one limitation. The lead device must belong to the highest family in the chain. If the chain contains XC4000 Series devices, the master normally cannot be an XC2000 or XC3000 device.

The reason for this rule is shown in Figure 47 on page 51. Since all devices in the chain store the same length count value and generate or receive one common sequence of CCLK pulses, they all recognize length-count match on the same CCLK edge, as indicated on the left edge of Figure 47. The master device then generates additional CCLK pulses until it reaches its finish point F. The different families generate or require different numbers of additional CCLK pulses until they reach F. Not reaching F means that the device does not really finish its configuration, although DONE may have gone High, the outputs became active, and the internal reset was released. For the XC4000 Series device, not reaching F means that readback cannot be ini-

tiated and most boundary scan instructions cannot be used.

The user has some control over the relative timing of these events and can, therefore, make sure that they occur at the proper time and the finish point F is reached. Timing is controlled using options in the bitstream generation software.

XC3000 Master with an XC4000 Series Slave

Some designers want to use an inexpensive lead device in peripheral mode and have the more precious I/O pins of the XC4000 Series devices all available for user I/O. Figure 44 provides a solution for that case.

This solution requires one CLB, one IOB and pin, and an internal oscillator with a frequency of up to 5 MHz as a clock source. The XC3000 master device must be configured with late Internal Reset, which is the default option.

One CLB and one IOB in the lead XC3000-family device are used to generate the additional CCLK pulse required by the XC4000 Series devices. When the lead device removes the internal RESET signal, the 2-bit shift register responds to its clock input and generates an active Low output signal for the duration of the subsequent clock period. An external connection between this output and CCLK thus creates the extra CCLK pulse.




Figure 44: CCLK Generation for XC3000 Master Driving an XC4000 Series Slave

Setting CCLK Frequency

For Master modes, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for XC4000E and XC4000EX devices and from 0.6 MHz to 1.8 MHz for XC4000XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for XC4000EX devices and from 5 MHz to 15 MHz for XC4000XL devices. The frequency is selected by an option when running the bitstream generation software. If an XC4000 Series Master is driving an XC3000- or XC2000-family slave, slow CCLK mode must be used. In addition, an XC4000XL device driving a XC4000E or XC4000EX should use slow mode. Slow mode is the default.

Table 19: XC4000 Series Data Stream Formats

Data Type	All Other Modes (D0)
Fill Byte	11111111b
Preamble Code	0010b
Length Count	COUNT(23:0)
Fill Bits	1111b
Start Field	0b
Data Frame	DATA(n-1:0)
CRC or Constant	xxxx (CRC)
Field Check	or 0110b
Extend Write Cycle	
Postamble	01111111b
Start-Up Bytes	xxh

LEGEND:

Unshaded	Once per bitstream
Light	Once per data frame
Dark	Once per device

Data Stream Format

The data stream ("bitstream") format is identical for all configuration modes.

The data stream formats are shown in Table 19. Bit-serial data is read from left to right, and byte-parallel data is effectively assembled from this serial bitstream, with the first bit in each byte assigned to D0.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones. This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 20 and Table 21). Each frame begins with a start field and ends with an error check. A postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional startup bytes to shift the last data through the chain. All startup bytes are don't-cares; these bytes are not included in bitstreams created by the Xilinx software.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading and the pulling down of the $\overline{\text{INIT}}$ pin. In Master modes, CCLK and address signals continue to operate externally. The user must detect $\overline{\text{INIT}}$ and initialize a new configuration by pulsing the $\overline{\text{PROGRAM}}$ pin Low or cycling Vcc.

Table 20: XC4000E Program Data

Device	XC4003E	XC4005E	XC4006E	XC4008E	XC4010E	XC4013E	XC4020E	XC4025E
Max Logic Gates	3,000	5,000	6,000	8,000	10,000	13,000	20,000	25,000
CLBs	100	196	256	324	400	576	784	1,024
(Row x Col.)	(10 x 10)	(14 x 14)	(16 x 16)	(18 x 18)	(20 x 20)	(24 x 24)	(28 x 28)	(32 x 32)
IOBs	80	112	128	144	160	192	224	256
Flip-Flops	360	616	768	936	1,120	1,536	2,016	2,560
Horizontal	20	28	32	36	40	48	56	64
Longlines								
TBUFs per	12	16	18	20	22	26	30	34
Longline								
Bits per Frame	126	166	186	206	226	266	306	346
Frames	428	572	644	716	788	932	1,076	1,220
Program Data	53,936	94,960	119,792	147,504	178,096	247,920	329,264	422,128
PROM Size (bits)	53,984	95,008	119,840	147,552	178,144	247,968	329,312	422,176

- Notes: 1. Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits Number of Frames = (36 x number of columns) + 26 for the left edge + 41 for the right edge + 1 Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits PROM Size = Program Data + 40 (header) + 8
 - 2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header.

Table 21: XC4000EX/XL Program Data

Device	XC4005	XC4010	XC4013	XC4020	XC4028	XC4036	XC4044	XC4052	XC4062	XC4085
Max Logic Gates	5,000	10,000	13,000	20,000	28,000	36,000	44,000	52,000	62,000	85,000
CLBs	196	400	576	784	1,024	1,296	1,600	1,936	2,304	3,136
(Row x Column)	14 x 14	20 x 20	24 x 24	28 x 28	32 x 32	36 x 36	40 x 40	44 x 44	48 x 48	56 x 56
IOBs	112	160	192	224	256	288	320	352	384	448
Flip-Flops	616	1,120	1,536	2,016	2,560	3,168	3,840	4,576	5,376	7,168
Bits per Frame	205	277	325	373	421	469	517	565	613	709
Frames	741	1,023	1,211	1,399	1,587	1,775	1,963	2,151	2,339	2,715
Program Data	151,910	283,376	393,580	521,832	668,132	832,480	1,014,876	1,215,320	1,433,812	1,924,940
PROM Size (bits)	151,960	283,424	393,632	521,880	668,184	832,528	1,014,928	1,215,368	1,433,864	1,924,992

- Notes: 1. Bits per frame = (12 x number of rows) + 8 for the top + 16 for the bottom + 8 + 1 start bit + 4 error check bits. Frames = $(47 \times \text{number of columns}) + 27 \text{ for the left edge} + 52 \text{ for the right edge} + 4.$ Program data = (bits per frame x number of frames) + 5 postamble bits. PROM size = (program data + 40 header bits + 8 start bits) rounded up to the nearest byte.
 - 2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading "ones" at the beginning of the header.t

Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system

performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 19, if a frame data error is detected during the loading of the FPGA, the configuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the INIT pin Low and goes into a Wait state.

During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in Figure 45. The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback data is independent of the current device state. CLB outputs should not be included (Read Capture option not used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

Configuration Sequence

There are four major steps in the XC4000 Series power-up configuration sequence.

- · Configuration Memory Clear
- Initialization
- Configuration
- Start-Up

The full process is illustrated in Figure 46.

Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms, and up to 10% longer in the low-voltage devices. The delay is four times as long when in Master Modes (M0 Low), to allow ample time for all slaves to reach a stable Vcc. When all INIT pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the PROGRAM pin




Figure 45: Circuit for Generating CRC-16




Figure 46: Power-up Configuration Sequence

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the PROGRAM pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the INIT input.

Initialization

During initialization and configuration, user pins HDC, LDC, INIT and DONE provide status outputs for the system interface. The outputs LDC, INIT and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain $\overline{\text{INIT}}$ pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250 µs (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive $\overline{\text{INIT}}$. Two internal clocks after the $\overline{\text{INIT}}$ pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain $\overline{\text{INIT}}$ pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 48.)

A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as PROGRAM is Low, the FPGA keeps clearing its configuration memory. When PROGRAM goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the INIT input is not externally held Low. Note that a Low on the PROGRAM input automatically forces a Low on the INIT output. The XC4000 Series PROGRAM pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold $\overline{\text{INIT}}$ Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When $\overline{\text{INIT}}$ is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250 μ s to make sure that any slaves in the optional daisy chain have seen that $\overline{\text{INIT}}$ is High.

Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bit-stream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks received since INIT went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- · The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK_SYNC or UCLK_SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.






Figure 47: Start-up Timing

Start-up from a User Clock (STARTUP.CLK)

When, instead of CCLK, a user-supplied start-up clock is selected, Q1 is used to bridge the unknown phase relationship between CCLK and the user clock. This arbitration causes an unavoidable one-cycle uncertainty in the timing of the rest of the start-up sequence.

DONE Goes High to Signal End of Configuration

XC4000 Series devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

Two conditions have to be met in order for the DONE pin to go high:

- · the chip's internal memory must be full, and
- · the configuration length count must be met, exactly.

This is important because the counter that determines when the length count is met begins with the very first CCLK, not the first one after the preamble.

Therefore, if a stray bit is inserted before the preamble, or the data source is not ready at the time of the first CCLK, the internal counter that holds the number of CCLKs will be one ahead of the actual number of data bits read. At the end of configuration, the configuration memory will be full, but the number of bits in the internal counter will not match the expected length count.

As a consequence, a Master mode device will continue to send out CCLKs until the internal counter turns over to zero, and then reaches the correct length count a second time. This will take several seconds [2²⁴ * CCLK period] — which is sometimes interpreted as the device not configuring at all.

If it is not possible to have the data ready at the time of the first CCLK, the problem can be avoided by increasing the number in the length count by the appropriate value. The XACT User Guide includes detailed information about manually altering the length count.

The DONE pin for each device goes High when the device has received its quota of configuration data. Wiring the DONE pins of several devices together delays start-up of all devices until all are fully configured.

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

Release of User I/O After DONE Goes High

By default, the user I/O are released one CCLK cycle after the DONE pin goes High. If CCLK is not clocked after DONE goes High, the outputs remain in their initial state — 3-stated, with a 50 k Ω - 100 k Ω pull-up. The delay from DONE High to active user I/O is controlled by an option to the bitstream generation software.

Release of Global Set/Reset After DONE Goes High

By default, Global Set/Reset (GSR) is released two CCLK cycles after the DONE pin goes High. If CCLK is not clocked twice after DONE goes High, all flip-flops are held in their initial set or reset state. The delay from DONE High to GSR inactive is controlled by an option to the bitstream generation software.

Configuration Complete After DONE Goes High

Three full CCLK cycles are required after the DONE pin goes High, as shown in Figure 47 on page 51. If CCLK is not clocked three times after DONE goes High, readback cannot be initiated and most boundary scan instructions cannot be used.

Configuration Through the Boundary Scan Pins

XC4000 Series devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with INIT held Low (or drive the PROGRAM pin Low for more than 300 ns followed by a High while holding INIT Low). Holding INIT Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold INIT Low.
- Issue the CONFIG command to the TMS input
- Wait for INIT to go High
- Sequence the boundary scan Test Access Port to the SHIFT-DR state
- Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after INIT goes High, as all of these cycles affect the Length Count compare.

For more detailed information, refer to the Xilinx application note XAPP017, "Boundary Scan in XC4000 Devices." This application note also applies to XC4000E and XC4000X devices.




Figure 48: Start-up Logic

Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Note that in XC4000 Series devices, configuration data is *not* inverted with respect to configuration as it is in XC2000 and XC3000 families.

XC4000 Series Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA, RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, place the READ-

BACK library symbol and attach the appropriate pad symbols, as shown in Figure 49.

After Readback has been initiated by a Low-to-High transition on RDBK.TRIG, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low) of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.




Figure 49: Readback Schematic Example

Readback Options

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in Figure 50.

Read Abort

When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in Figure 50.




Figure 50: READBACK Symbol in Graphical Editor

Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 19, Table 20 and Table 21.

Readback with the XChecker Cable


The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.



XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



E/EX

_	Description	S	Symbol	Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback		T _{RTRC}	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	TRORT	50	-	ns
rdclk.1	rdbk.DATA delay	7	TRCRD	-	250	ns
	rdbk.RIP delay	6	TRCRR	-	250	ns
	High time	5	TRCH	250	500	ns
	Low time	4	T _{RCL}	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

XL

	Description	S	ymbol	Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	1	T _{BTBC}	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	TRORT	50	-	ns
rdclk.1	rdbk.DATA delay	7	T _{RCRD}	-	250	ns
	rdbk.RIP delay	6	TRCRR	-	250	ns
	High time	5	T _{BCH}	250	500	ns
	Low time	4	T _{RCL}	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

Slave Serial Mode

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.





Figure 51: Master/Slave Serial Mode Circuit Diagram



	Description	Description Symbol		Min	Max	Units	
	DIN setup	1	T _{DCC}	20		ns	
	DIN hold	2	T _{CCD}	0		ns	
CCLK	DIN to DOUT	3	T _{CCO}		30	ns	
COLK	High time	4	T _{CCH}	45		ns	
	Low time	5	T _{CCL}	45		ns	
	Frequency		Fcc		10	MHz	

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics

Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.


The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to page 4-67. Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either LDC or DONE. Using LDC avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but LDC is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 51 on page 56 shows a full master/slave system. The leftmost device is in Master Serial mode.

Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).



	Description		Symbol	Min	Max	Units
CCLK	DIN setup	1	TDSCK	20		ns
COLK	DIN hold	2	T _{CKDS}	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

Figure 53: Master Serial Mode Programming Switching Characteristics

Master Parallel Modes

In the two Master Parallel modes, the lead FPGA directly addresses an industry-standard byte-wide EPROM, and accepts eight data bits just before incrementing or decrementing the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data (and also changes the EPROM address) until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

The PROM address pins can be incremented or decremented, depending on the mode pin settings. This option allows the FPGA to share the PROM with a wide variety of microprocessors and microcontrollers. Some processors must boot from the bottom of memory (all zeros) while others must boot from the top. The FPGA is flexible and can load its configuration bitstream from either end of the memory.

Master Parallel Up mode is selected by a <100> on the mode pins (M2, M1, M0). The EPROM addresses start at 00000 and increment.

Master Parallel Down mode is selected by a <110> on the mode pins. The EPROM addresses start at 3FFFF and decrement.

Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.





Figure 54: Master Parallel Mode Circuit Diagram



	Description		Symbol	Min	Max	Units
	Delay to Address valid	1	TRAC	0	200	ns
RCLK	Data setup time	2	TDRC	60		ns
	Data hold time	3	T _{RCD}	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

Figure 55: Master Parallel Mode Programming Switching Characteristics

Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/BUSY output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/BUSY is pulled High with a high-impedance pullup prior to INIT going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).





Figure 56: Synchronous Peripheral Mode Circuit Diagram



	Description	Symbol	Min	Max	Units
	INIT (High) setup time	T _{IC}	5		μs
	D0 - D7 setup time	T _{DC}	60		ns
CCLK	D0 - D7 hold time	T _{CD}	0		ns
COLK	CCLK High time	T _{CCH}	50		ns
	CCLK Low time	T _{CCL}	60		ns
	CCLK Frequency	Fcc		8	MHz

- Notes: 1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the first data byte on the second rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every eighth consecutive rising edge of CCLK.

 2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does
 - not require such a response.
 - 3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
 - 4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore, additional CCLK pulses are clearly required after the last byte has been loaded.

Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics

Asynchronous Peripheral Mode

Write to FPGA

Asynchronous Peripheral mode uses the trailing edge of the logic AND condition of WS and CS0 being Low and RS and CS1 being High to accept byte-wide data from a micro-processor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic.

The lead FPGA presents the preamble data (and all data that overflows the lead device) on its DOUT pin. The RDY/BUSY output from the lead FPGA acts as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. A new write may be started immediately, as soon as the RDY/BUSY output has gone Low, acknowledging receipt of the previous data. Write may not be terminated until RDY/BUSY is High again for one CCLK period. Note that RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.

The length of the BUSY signal depends on the activity in the UART. If the shift register was empty when the new byte was received, the BUSY signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the BUSY signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

The READY/BUSY handshake can be ignored if the delay from any one Write to the end of the next Write is guaranteed to be longer than 10 CCLK periods.

Status Read

The logic AND condition of the \overline{CSO} , CS1and \overline{RS} inputs puts the device status on the Data bus.

- D7 High indicates Ready
- · D7 Low indicates Busy
- D0 through D6 go unconditionally High

It is mandatory that the whole start-up sequence be started and completed by one byte-wide input. Otherwise, the pins used as Write Strobe or Chip Enable might become active outputs and interfere with the final byte transfer. If this transfer does not occur, the start-up sequence is not completed all the way to the finish (point F in Figure 47 on page 51).

In this case, at worst, the internal reset is not released. At best, Readback and Boundary Scan are inhibited. The length-count value, as generated by the XACT step software, ensures that these problems never occur.

Although RDY/BUSY is brought out as a separate signal, microprocessors can more easily read this information on one of the data lines. For this purpose, D7 represents the RDY/BUSY status when RS is Low, WS is High, and the two chip select lines are both active.

Asynchronous Peripheral mode is selected by a <101> on the mode pins (M2, M1, M0).





Figure 58: Asynchronous Peripheral Mode Circuit Diagram



	Description		Symbol	Min	Max	Units
146-4-	Effective Write time (CS0, WS=Low; RS, CS1=High)	1	T _{CA}	100		ns
Write	DIN setup time	2	T _{DC}	60		ns
	DIN hold time	3	T _{CD}	0		ns
	RDY/BUSY delay after end of Write or Read	4	T _{WTRB}		60	ns
RDY	RDY/BUSY active after beginning of Read	7			60	ns
RDY/BUSY Low output (N	RDY/BUSY Low output (Note 4)	6	T _{BUSY}	2	9	CCLK periods

Notes: 1. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.

3. CCLK and DOUT timing is tested in slave mode.

4. T_{BUSY} indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T_{BUSY} occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T_{BUSY} occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data.

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of WS. RDY/BUSY will go active within 60 ns after the end of WS. A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics

Table 22: Pin Functions During Configuration

		CONFIGURATION	MODE <m2:m1:n< th=""><th>AO></th><th></th><th></th></m2:m1:n<>	AO>		
SLAVE SERIAL <1:1:1>	MASTER SERIAL <0:0:0>	SYNCH. PERIPHERAL <0:1:1>	ASYNCH. PERIPHERAL <1:0:1>	MASTER PARALLEL DOWN <1:1:0>	MASTER PARALLEL UP <1:0:0>	USER OPERATION
						(l)
MICHOLD (I)	Lance of				PARTICIPATION IS NOT OF THE PARTY OF TOTAL PARTY.	(O)
MO(HIGH) (I)	Matemio.					(i)
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	1/0
LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	VO.
INIT	INIT	INIT	INIT	INIT	INIT	VO.
DONE	DONE	DONE	DONE	DONE	DONE	DONE
meetallo	President			history of	Anti-1520)	PROGRAM
CCLK (f)	CCLK (O)	CEUM	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (I)
		RDY/BUSY (O)	RDY/BUSY (O)	RCLK (O)	RCLK (O)	1/0
			H in			I/O
						1/0
						1/0
		能 能。				I/O
						I/O
	Table 1			white n		1/0
		ne raan s		e outen		I/O
		ESTREM :	MILLIAN			1/0
	[77] [46]		MEET STOM			I/O
DIN(I)	ON(I)	in the state of th		LE CATAGO.		1/0
DOUT	DOUT	DOUT	DOUT	DOUT	DOUT	SGCK4-GCK5-I/O
TDI	TON	TOI			i iDi	TDI-I/O
TCK	TOX	TON .		170数 ::	TIN.	TCK-I/O
TMS	70.00	TIME .	i in all	TM	700	TMS-I/O
700	100	1710		1 TD0	700	TDO-(O)
			a man	A0	A0	1/0
				A1	A 1	PGCK4-GCK6-I/O
			CØ1	A2	A2	1/0
		100	经制件设备机	A3	A3	1/0
				A4	A4	1/0
				A5	A5	I/O
				A6	A6	1/0
de Paletta (1917)				A7	A7	1/0
				A8 .	A8	I/O
	化化聚用环尺点	and the state of		A9	A9	1/0
				A10	A10	1/0
	1111111111			A11	A11	I/O
				A12	A12	1/0
		可是 in it and it	10.0	A13	A13	1/0
				A14_	A14	1/0
				A15	A15	SGCK1-GCK7-I/O
				A16_	A16	PGCK1-GCK8-I/O
				A17	A17	1/O
				A18*	A18*	1/0
				A19*	A19*	I/O
		44		A20*	A20*	1/0
				A21*	A21*	I/O
						ALL OTHERS

* XC4000X only


Notes

1. A shaded table cell represents a 50 kΩ - 100 kΩ pull-up before and during configuration.

2. (I) represents an input; (O) represents an output.

3. INIT is an open-drain output during configuration.

Configuration Switching Characteristics



Master Modes (XC4000E/EX)

Descrip	tion	Symbol	Min	Max	Units
	M0 = High	T _{POR}	10	40	ms
Power-On Reset	M0 = Low	T _{POR}	40	130	ms
Program Latency		T _{Pl}	30	200	μs per CLB column
CCLK (output) Delay		T _{ICCK}	40	250	μs
CCLK (output) Period, slow		T _{CCLK}	640	2000	ns
CCLK (output) Period, fast		T _{CCLK}	80	250	ns

Master Modes (XC4000XL)

Descriptio	n	Symbol	Min	Max	Units
	M0 = High	T _{POR}	10	40	ms
Power-On Reset	M0 = Low	T _{POR}	40	130	ms
Program Latency		T _{Pl}	30	200	μs per CLB column
CCLK (output) Delay		T _{ICCK}	40	250	μs
CCLK (output) Period, slow		T _{CCLK}	540	1600	ns
CCLK (output) Period, fast		T _{CCLK}	67	200	ns

Slave and Peripheral Modes(All)

Description	Symbol	Min	Max	Units
Power-On Reset	T _{POR}	10	33	ms
Program Latency	T _{Pl}	30	200	μs per CLB column
CCLK (input) Delay (required)	T _{ICCK}	4		μs
CCLK (input) Period (required)	T _{CCLK}	100		ns

XC4000XL Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device

families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

All specifications subject to change without notice.

XC4000XL Absolute Maximum Ratings

Symbol	Description		Value	Units
V _{CC}	Supply voltage relative to GND	Supply voltage relative to GND		
V _{IN}	Input voltage relative to GND (Note 1)		-0.5 to 5.5	V
V _{TS}	Voltage applied to 3-state output (Note 1)	Voltage applied to 3-state output (Note 1)		V
V _{CCt}	Longest Supply Voltage Rise Time from 1V	50	ms	
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/	/16 in. = 1.5 mm)	+260	°C
T	Junction temperature	Ceramic packages	+150	°C
TJ		Plastic packages	+125	°C

Notes: 1. Maximum DC undershoot below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to + 7.0 V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC4000XL Recommended Operating Conditions

Symbol	Description		Min	Max	Units
	Supply voltage relative to GND, T _J = 0°C to +85°C	Commercial	3.0	3.6	٧
V _{CC}	Supply voltage relative to GND, T _J = -40°C to +100°C	Industrial	3.0	3.6	٧
V _{IH}	High-level input voltage		50% of V _{CC}	5.5	V
V _{IL}	Low-level input voltage		0	30% of V _{CC}	٧
T _{IN}	Input signal transition time			250	ns

Notes: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C. Input and output measurement threshold is ~40% of V_{CC}.



XC4000XL DC Characteristics Over Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V	High-level output voltage @ I _{OH} = -4.0 mA, V _{CC} I	min (LVTTL)	2.4		٧
V _{OH}	High-level output voltage @ I _{OH} = -500 μA, (LVC	MOS)	90% V _{CC}		٧
V _{OL}	Low-level output voltage @ I _{OL} = 12.0 mA, V _{CC} min (LVTTL) (Note 1)			0.4	٧
	Low-level output voltage @ i _{OL} = 1500 μA, (LVCMOS)			10% V _{CC}	٧
V _{DR}	Data Retention Supply Voltage (below which configuration data may be lost)		2.5		٧
lcco	Quiescent FPGA supply current (Note 2)			5	mA
I <u>L</u>	Input or output leakage current		-10	+10	μА
C _{IN}	Input capacitance (sample tested)	BGA, SBGA, PQ, HQ, MQ packages		10	pF
		PGA packages		0.4 10% V _{CC} 5 +10 10 16 0.25 0.15	pF
RPU	Pad pull-up (when selected) @ V _{in} = 0V (sample tested)		0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{in} = 3.6V (sample tested)		0.02	0.15	mA
IRLL	Horizontal Longline pull-up (when selected) @ lo	gic Low	0.3	2.0	mA

With up to 64 pins simultaneously sinking 12 mA.

Note 1: Note 2: With no output current loads, no active input or Longline pull-up resistors, all I/O pins Tri-stated and floating.

XC4000XL Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	I I m Man	
Description	Symbol	Device	Max	Max	Max	Units	
From pad through Global Low Skew buffer,	T _{GLS}	XC4005XL	2.7	2.3	2.0	ns	
to any clock K		XC4010XL	3.2	2.8	2.4	ns	
		XC4013XL	3.6	3.1	2.7	ns	
		XC4020XL	4.0	3.5	3.0	ns	
		XC4028XL	4.4	3.8	3.3	ns	
		XC4036XL	4.8	4.2	3.6	ns	
		XC4044XL	5.3	4.6	4.0	ns	
		XC4052XL	5.7	5.0	4.3	ns	
	İ	XC4062XL	6.3	5.4	4.7	ns	
		XC4085XL	7.2	6.2	5.4	ns	
From pad through Global Early buffer,	T _{GE}	XC4005XL	1.9	1.8	1.7	ns	
to any clock K in same quadrant]	XC4010XL	2.2	1.9	1.7	ns	
		XC4013XL	2.4	2.1	1.8	ns	
		XC4020XL	2.6	2.2	2.1	ns	
	1	XC4028XL	2.8	2.4	2.1	ns	
		XC4036XL	3.1	2.7	2.3	ns	
	1	XC4044XL	3.5	3.0	2.6	ns	
		XC4052XL	4.0	3.5	3.0	ns	
	-	XC4062XL	4.9	4.3	3.7	ns	
		XC4085XL	5.8	5.1	4.7	ns	
			115	K edus samatani			

Note: Parameters are for BUFGE #s 1, 2, 5 and 6. Add 1.4 ns for BUFGE #s 3, 4, 7 and 8.



XC4000XL CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000XL devices and expressed in nanoseconds unless otherwise noted.

Symbol T _{ILO} T _{IHO}	Min	Max	Min	Max	Min	Max	Units
T _{ILO}		34.5	918 SEPT 10	MARKET STREET,			
		A COLUMN TO SERVICE STATE OF THE SERVICE STATE OF T					
		1.6		1.5	COLUMN BOX POLICE	1.3	ns
		2.7		2.4		2.2	กร
TITO		2.9		2.6		2.2	ns
THHOO		2.5		2.2		2.0	ns
T _{HH10}		2.4		2.1		1.9	ns
		2.5		2.2		2.0	ns
TCBYP		1.5		1.3		1.1	ns
			14,01		1246		
TOPCY		2.7		2.3		2.0	ns
TASCY		3.3		2.9		2.5	ns
TIMOV		2.0		1.8		1.5	ns
		2.8		2.6		2.4	ns
		0.3		0.3		0.2	ns
						100	
Toro		2.1		1.9	100000000000000000000000000000000000000	1.6	ns
TCKLO		2.1		1.9		1.6	ns
1141-6-17			16 1 16		1		
TICK	1.1		1.0		0.9		ns
	2.2		1.9		1.7		ns
	2.0	1	1.7		1.6		ns
	1.9		1.6		1.4		ns
	2.0		1.7		1.6		ns
	0.9		0.8		0.7		กร
	1.0		0.9		8.0		ns
							ns
							ns
	3.4		3.0		2.7		ns
			The same				
			0		0		ns
	0		0		0		ns
	0	1	0		Ō		ns
	ŏ	l	Ō		ō		ns
	ō		ō		_		ns
	0	ŀ	0		0		ns
			Ö		ō		ns
	Ŏ		ō		ō		ns
			100		- F.	aldi.	
T _{CH}	3.0		2.8		2.5		ns
TCL	3.0		2.8		2.5		ns
				112.	1.4		
Tapw	3.0		2.8		2.5		ns
TRIO		3.7		3.2		2.8	ns
			1 1 1	4190	Sam Pla		
T _{MRW}		19.8		17.3		15.0	ns
T _{MRQ}							
F _{TOG}		166		179		200	MHz
	TOPCY TASCY TINCY TSUM TBYP TCKO TCKLO TICK THHCK THHCK THHCK THHCK THHCK TCHCK TCCK TC	TCBYP TOPCY TASCY TINCY TSUM TBYP TCKO TCKLO TICK 1.1 TIHCK 2.2 THHOCK T.HHOCK T.HHOCK T.HHICK 1.9 THH2CK 0.6 TCKC 0.6 TCCK 1.0 TRCK 0.6 TCCK 2.3 TCHCK 3.4 TCKHO 0 TCKHO TCKHO 0 TCKHO TCKHO 0 TCKHO TCKHO 0 TCKHO TCKH	Торсу Таксу Таксу Таксу Таксу Таксу Торку Таксу Торку	Торсу Таксу Таксу Тумм 2.7 2.0 2.0 2.0 2.0 3.3 7 INCY Тумм Твур 2.8 0.3 Тско Тскьо 2.1 2.1 Тіск Тінск 1.1 2.1 Тінск 2.2 1.9 1.6 1.7 Тниск 1.7 1.6 1.7 Торск Тниск 2.0 1.7 Торск 1.7 1.6 1.6 1.7 Торск Тниск 2.0 1.7 1.7 1.6 0.9 0.8 0.8 0.9 0.8 0.9 0.9 0.8 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9	TOPCY	TOPCY	Товур 1.5 1.3 1.1 Торсу Такогу Такогу Тум 2.0 2.7 2.3 2.0 Тум 2.0 1.8 1.5 1.5 Тум 2.8 2.6 2.4 2.4 Тум 2.8 2.6 2.4 2.4 Тум 2.0 1.1 1.9 1.6 Токо Токо Токо 2.1 1.9 1.6 1.6 Тум 2.1 1.9 1.7 1.6 Тум 2.1 1.9 1.7 1.6 Тум 2.0 1.7 1.6 1.4 Тум 2.0 1.7 1.6 1.6 Тум 2.0 1.7 1.6 1.6 Тум 3.0 2.8 0.7 0.5 Тум 3.0 2.8 0.5 0.5 Тум 3.4 3.0 2.7 0.0 Тум 4.0 0 0 0

Note 1: For values per device, see Globals Set/Reset entries on page 4-82.

Note 2: Maximum flip-flop toggle rate for export control purposes.

XC4000XL CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines


Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation nettist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

Single Port RAM	Speed Grade		-3		-2		-1		11-14-
	Size	Symbol	Min	Max	Min	Max	Min	Max	Units
Write Operation									
Address write cycle time (clock K period)	16x2 32x1	T _{WCS} T _{WCTS}	9.0 9.0		8.4 8.4		7.7 7.7		ns ns
Clock K pulse width (active edge)	16x2 32x1	T _{WPS} T _{WPTS}	4.5 4.5		4.2 4.2		3.9 3.9		ns ns
Address setup time before clock K	16x2 32x1	T _{ASS} T _{ASTS}	2.2 2.2		2.0 2.0		1.7 1.7		ns ns
Address hold time after clock K	16x2 32x1	T _{AHS}	0		0		0	·	ns ns
DIN setup time before clock K	16x2 32x1	T _{DSS} T _{DSTS}	2.0 2.5		1.9 2.3		1.7 2.1		ns ns
DIN hold time after clock K	16x2 32x1	T _{DHS} T _{DHTS}	0 0		0		0		ns ns
WE setup time before clock K	16x2 32x1	T _{WSS} T _{WSTS}	2.0 1.8		1.8 1.7		1.6 1.5		ns ns
WE hold time after clock K	16x2 32x1	T _{WHS}	0		0		0		ns ns
Data valid after clock K	16x2 32x1	T _{wos}		6.8 8.1		6.3 7.5		5.8 6.9	ns ns
						n vers			


Dual Port RAM	Speed Grade		-3		-2		-1		Units
	Size	Symbol	Min	Max	Min	Max	Min	Max	Units
Write Operation									
Address write cycle time (clock K period)	16x1	Twcps	9.0		8.4		7.7		ns
Clock K pulse width (active edge)	16x1	Twens	4.5		4.2		3.9	1	ns
Address setup time before clock K	16x1	TASDS	2.5		2.0		1.7		ns
Address hold time after clock K	16x1	TAHDS	0		0		0		ns
DIN setup time before clock K	16x1	T _{DSDS}	2.5		2.3		2.0	İ	ns
DIN hold time after clock K	16x1	TDHDS	0		0		0		ns
WE setup time before clock K	16x1	T _{WSDS}	1.8		1.7		1.6		ns
WE hold time after clock K	16x1	T _{WHDS}	0		0		0		ns
Data valid after clock K	16x1	T _{WODS}		7.8		7.3		6.7	ns
					Politica e	Brederick Brederick		1	

Notes: Timing for the 16 x1 RAM option is identical to 16 x 2 RAM timing. Applicable Read timing specifications are identical to Asynchronous (Level Sensitive) Read timing.

XC4000XL CLB RAM Synchronous (Edge-Triggered) Write Timing



XC4000XL CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Timing




XC4000XL CLB RAM Asynchronous (Level-Sensitive) Write and Read Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted. Synchronous RAM is recommended for new designs.

	S	Speed Grade	-	3	-	2	-1		Units
Description	Size	Symbol	Min	Max	Min	Max	Min	Max	Units
Write Operation									
Address write cycle time	16x2 32x1	T _{WC} T _{WCT}	10.6 10.6		9.2 9.2		8.0 8.0		ns ns
Write Enable pulse width (High)	16x2 32x1	T _{WP} T _{WPT}	5.3 5.3		4.6 4.6		4.0 4.0		ns ns
Address setup time before WE	16x2 32x1	T _{AS} T _{AST}	2.7 2.9		2.3 2.5		2.0 2.2		ns ns
Address hold time after end of WE	16x2 32x1	T _{AH} T _{AHT}	2.7 2.7		2.3 2.3		2.0 2.0		ns ns
DIN setup time before end of WE	16x2 32x1	T _{DS} T _{DST}	1.1		0.9 0.9		0.8 0.8		ns ns
DIN hold time after end of WE	16x2 32x1	T _{DH} T _{DHT}	9.4 9.4		8.1 8.1		6.9 6.9		ns ns
Read Operation		•							
Address read cycle time	16x2 32x1	T _{RC} T _{RCT}	4.5 6.5		3.1 5.5		2.6 3.8		ns ns
Data valid after address change (no Write Enable)	16x2 32x1	T _{ILO} T _{IHO}		1.6 2.7		1.5 2.4		1.3 2.2	ns ns
Read Operation, Clocking Data in	to Flip-Fl	ор	14.5		4453 9				
Address setup time before clock K	16x2 32x1	T _{ICK} T _{IHCK}	1.3 2.3		1.1 2.0		1.0 1.8		ns ns
Read During Write	_					11.21		7	
Data valid after WE goes active (DIN stable before WE)	16x2 32x1	T _{wo} T _{wot}		6.8 7.9		5.9 6.9		5.2 6.1	ns ns
Data valid after DIN (DIN changes during WE)	16x2 32x1	T _{DO} T _{DOT}		7.7 8.6		6.7 7.5		5.9 6.6	ns ns
Read During Write, Clocking Data	into Filp	-Flop		13.236					
WE setup time before clock K	16x2 32x1	T _{wck} T _{wckt}	7.3 9.3		6.4 8.1		5.5 7.0		ns ns
Data setup time before clock K	16x2 32x1	T _{DCK} T _{DCKT}	6.4 8.6		5.6 7.5		4.8 6.5		ns ns
				1					



XC4000XL CLB RAM Asynchronous (Level-Sensitive) Timing Characteristics



XC4000XL Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report.

XC4000XL Output Flip-Flop, Clock to Out

		Speed Grade	-3	-2	-1	Units	
Description	Symbol	Device	Max	Max	Max	Omits	
Global Low Skew Clock to Output using OFF	TICKOF	XC4005XL	7.7	6.7	5.8	ns	
		XC4010XL	8.3	7.2	6.2	ns	
		XC4013XL	8.6	7.5	6.5	ns	
		XC4020XL	9.0	7.9	6.8	ns	
		XC4028XL	9.4	8.2	7.1	ns	
		XC4036XL.	9.8	8.5	7.4	ns	
		XC4044XL	10.3	9.0	7.8	ns	
	t l	XC4052XL	10.7	9.4	8.1	ns	
		XC4062XL	11.3	9.8	8.5	ns	
	l 1	XC4085XL	12.2	10.6	9.2	ns	
Global Early Clock to Output using OFF	TICKEOF	XC4005XL	6.9	6.2	5.5	ns	
Values are for BUFGE #s 1, 2, 5 and 6. Add		XC4010XL	7.2	6.3	5.5	ns	
1.4 ns for BUFGE #s 3, 4, 7 and 8.	1	XC4013XL	7.4	6.5	5.6	ns	
	1 1	XC4020XL	7.6	6.6	5.9	ns	
		XC4028XL	7.8	6.8	5.9	ns	
		XC4036XL	8.1	7.0	6.1	ns	
		XC4044XL	8.5	7.4	6.4	ns	
		XC4052XL	9.0	7.9	6.8	ns	
		XC4062XL	9.9	8.6	7.5	ns	
		XC4085XL	10.8	9.4	8.5	ns	
For output SLOW option add	T _{SLOW}	All Devices	3.0	2.5	2.0	ns	
OFF = Output Flip Flop	1			The second second			

Notes: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. Output timing is measured at ~50% V_{CC} threshold with 35 pF external capacitive load.

July 30, 1997 (Version 1.2)



XC4000XL Output MUX, Clock to Out

	Speed Grade	-3	-2	-	Units
Symbol	Device	Max	Max	Max	Office
T _{PFPF}	XC4005XL	7.8	6.8	5.9	ns
	XC4010XL	8.4	7.3	6.3	ns
	XC4013XL	8.8	7.6	6.6	ns
	XC4020XL	9.2	8.0	6.9	ns
	XC4028XL	9.6	8.3	7.2	ns
	XC4036XL	10.0	8.7	7.5	ns
	XC4044XL	10.5	9.1	7.9	ns
}	XC4052XL	10.9	9.5	8.2	ns
	XC4062XL	11.4	9.9	8.6	ns
	XC4085XL	12.3	10.7	9.3	ns
TPEFPF	XC4005XL	7.1	6.3	5.6	ns
	XC4010XL	7.3	6.4	5.6	ns
1	XC4013XL	7.6	6.6	5.7	ns
	XC4020XL	7.7	6.7	6.0	ns
	XC4028XL	8.0	6.9	6.0	ns
1	XC4036XL	8.2	7.2	6.2	ns
	XC4044XL	8.6	7.5	6.5	ns
	XC4052XL	9.2	8.0	6.9	ns
	XC4062XL	10.0	8.8	7.6	ns
	XC4085XL	11.0	9.6	8.6	ns
T _{SLOW}	All Devices	3.0	2.5	2.0	ns
	Трере	Symbol Device TPFPF XC4005XL XC4010XL XC4013XL XC4020XL XC4028XL XC4036XL XC4044XL XC4052XL XC4062XL XC4085XL XC4010XL XC4013XL XC4020XL XC4028XL XC4028XL XC4028XL XC4022XL XC4052XL XC4052XL XC4062XL XC4062XL XC4062XL XC4085XL XC408	Symbol Device Max	Symbol Device Max Max	Symbol Device Max Max Max

OMUX = Output MUX

Notes: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. Output timing is measured at $\sim\!50\%~V_{CC}$ threshold with 35 pF external capacitive load.

XC4000XL Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report.

XC4000XL Global Low Skew Clock, Set-Up and Hold

		Speed Grade	-3	-2	-1	Units
Description	Symbol	Device	Min	Min	Min	Onits
Input Setup Time, using Global Low Skew	T _{PSD}	XC4005XL	8.8	7.6	6.6	ns
clock and IFF (full delay)		XC4010XL	9.0	7.8	6.8	ns
	1 1	XC4013XL	6.4	6.0	5.6	ns
	1 1	XC4020XL	8.8	7.6	6.6	ns
	1	XC4028XL	9.8	8.5	7.4	ns
	1	XC4036XL	6.6	6.2	5.8	ns
	1 . 1	XC4044XL	10.6	9.2	8.0	ns
		XC4052XL	11.2	9.7	8.4	ns
	1	XC4062XL	6.8	6.4	6.0	ns
		XC4085XL	12.7	11.0	9.6	ns
Input Hold Time, using Global Low Skew	T _{PHD}	XC4005XL	0	0	0	ns
clock and IFF (full delay)	''	XC4010XL	0	0	0	ns
	1 1	XC4013XL	0	0	0	ns
	1 1	XC4020XL	0	0	0	ns
	1	XC4028XL	0	0	0	ns
	1 1	XC4036XL	0	0	0	ns
	1 1	XC4044XL	0	0	0	ns
	1 1	XC4052XL	0	0	0	ns
		XC4062XL	0	0	0	ns
		XC4085XL	0	0	0	ns

IFF = Input Flip-Flop or Latch

Note: Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under given design conditions. Hold time is measured using the furthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold times under given design conditions.



XC4000XL BUFGE #s 3, 4, 7, and 8 Global Early Clock, Set-Up and Hold for IFF and FCL

		Speed Grade	-3	-2	-1"	11-14-
Description	Symbol	Device	Min	Min	Min	Units
Input Setup Time		XC4005XL	8.4	7.9	7.4	ns
Global Early clock and IFF (partial delay)	T _{PSEP}	XC4010XL	10.3	9.0	7.8	ns
Global Early clock and FCL (partial delay)	TPESEP	XC4013XL	5.4	4.9	4.4	ns
-		XC4020XL	9.8	9.3	8.8	ns
	l l	XC4028XL	12.7	11.0	9.6	ns
		XC4036XL	6.4	5.9	5.4	ns
		XC4044XL	13.8	12.0	10.4	ns
	1	XC4052XL	14.5	12.7	11.0	ns
	1	XC4062XL	8.4	7.9	7.4	ns
		XC4085XL	14.5	12.7	11.0	ns
Input Hold Time		XC4005XL	0	0	0	ns
Global Early clock and IFF (partial delay)	TPHEP	XC4010XL	0	0	0	ns
Global Early clock and FCL (partial delay)	TPFHEP	XC4013XL	0	0	0	ns
		XC4020XL	0	0	0	ns
		XC4028XL	0	0	0 1	ns
		XC4036XL	0.8	0.8	0.8	ns
		XC4044XL	0	0	0	ns
		XC4052XL	0	0	0	ns
		XC4062XL	1.5	1.5	1.5	ns
		XC4085XL	0	0	0	ns
IFF = Input Flip-Flop or Latch				MARIES - 200 MAY 17 YOM-REPORT		

XC4000XL BUFGE #s 1, 2, 5, and 6 Global Early Clock, Set-Up and Hold for IFF and FCL

		Speed Grade	-3	-2	-1	11-4-
Description	Symbol	Device	Min	Min	Min	Units
Input Setup Time		XC4005XL	9.0	8.5	8.0	ns
Global Early clock and IFF (partial delay)	TPSEP	XC4010XL	11.9	10.4	9.0	ns
Global Early clock and FCL (partial delay)	T _{PFSEP}	XC4013XL	6.4	5.9	5.4	ns
-	'''	XC4020XL	10.8	10.3	9.8	ns
		XC4028XL	14.0	12.2	10.6	ns
		XC4036XL	7.0	6.6	6.2	ns
	1	XC4044XL	14.6	12.7	11.0	ns
		XC4052XL	16.4	14.3	12.4	ns
	[]	XC4062XL	9.0	8.6	8.2	ns
		XC4085XL	16.7	14.5	12.6	ns
Input Hold Time		XC4005XL	0	0	0	ns
Global Early clock and IFF (partial delay)	T _{PHEP}	XC4010XL	0	0	0	ns
Global Early clock and FCL (partial delay)	T _{PFHEP}	XC4013XL	0	0	0	ns
•	1	XC4020XL	0	0	0	ns
		XC4028XL	0	0	0	ns
		XC4036XL	0	0	0	ns
		XC4044XL	0	0	0	ns
	1	XC4052XL	0	0	0	ns
		XC4062XL	0.8	0.8	0.8	ns
		XC4085XL	0	0	0	ns

FCL = Fast Capture Latch

Notes: Setup time is measured with the fastest route and the lightest load. Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold times under given design condi-

XC4000XL IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	Links
Description	Symbol	Device	Min	Min	Min	Units
Clocks						
Delay from FCL enable (OK) active edge to IFF	TOKIK	All devices	1.7	1.5	1.3	ns
clock (IK) active edge						
Propagation Delays			Max	Max	Max	
Pad to I1, I2	T _{PID}	All devices	1.6	1.4	1.2	ns
Pad to I1, I2 via transparent input latch, no delay	T _{PLI}	All devices	2.6	2.2	1.9	ns
Pad to I1, I2 via transparent input latch,	T _{PPLI}	XC4005XL	13.7	11.9	10.4	ns
partial delay	'`-"	XC4010XL	9.3	8.1	7.0	ns
•		XC4013XL	9.2	8.0	7.0	ns
		XC4020XL	16.9	14.7	12.8	ns
		XC4028XL	17.0	14.8	12.9	ns
		XC4036XL	9.8	8.6	7.4	ns
		XC4044XL	16.9	14.7	12.8	ns
		XC4052XL	17.8	15.5	13.5	ns
] [XC4062XL	10.2	9.0	8.4	ns
		XC4085XL	20.2	17.5	15.3	ns
Pad to I1, I2 via transparent input latch, full delay	T _{PDLI}	XC4005XL	11.0	9.6	8.4	ns
• • • • • • •	, 50,	XC4010XL	10.8	9.4	8.2	ns
		XC4013XL	11.0	9.6	8.4	ns
		XC4020XL	14.9	12.9	11.3	ns
		XC4028XL	14.0	12.2	10.6	ns
		XC4036XL	11.9	10.4	9.0	ns
		XC4044XL	14.1	12.3	10.7	ns
		XC4052XL	14.3	12.5	10.9	ns
		XC4062XL	12.7	11.0	10.3	ns
		XC4085XL	19.6	17.1	14.9	ns
FCL = Fast Capture Latch, IFF = Input Flip-Flop of	rtatch		i de cue	- to the contract participation	14	

FCL = Fast Capture Latch, IFF = Input Flip-Flop or Latch



XC4000XL IOB Input Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	1 Imilan
Description	Symbol	Device	Max	Max	Max	Units
Propagation Delays						
Pad to I1, I2 via transparent FCL and input latch,	T _{PFLI}	All devices	3.1	2.7	2.4	ns
no delay	''-"					
Pad to I1, I2 via transparent FCL and input latch,	TPPFLI	XC4005XL	13.7	11.9	10.4	ns
partial delay	'''	XC4010XL	9.3	8.1	7.0	ns
		XC4013XL	9.2	8.0	7.0	ns
		XC4020XL	17.0	14.8	12.9	ns
		XC4028XL	16.5	14.3	12.5	ns
		XC4036XL	9.8	8.6	7.4	ns
	li	XC4044XL	16.9	14.7	12.8	ns
		XC4052XL	17.8	15.5	13.5	ns
		XC4062XL	10.2	8.9	8.4	ns
		XC4085XL	20.2	17.5	15.3	ns
Propagation Delays						44/41/4
Clock (IK) to I1, I2 (flip-flop)	TIKRI	All devices	1.8	1.5	1.3	ns
Clock (IK) to I1, I2 (latch enable, active Low)	TIKLI	All devices	1.9	1.7	1.4	ns
FCL Enable (OK) active edge to I1, I2	TOKLI	All devices	3.6	3.1	2.7	ns
(via transparent standard input latch)						
Global Set/Reset						
Minimum GSR Pulse Width	T _{MRW}	All devices	19.8	17.3	15.0	ns
Delay from GSR input to any Q	TRRI	XC4005XL	11.3	9.8	8.5	ns
		XC4010XL	13.9	12.1	10.5	ns
		XC4013XL	15.9	13.8	12.0	ns
		XC4020XL	18.6	16.1	14.0	ns
		XC4028XL	20.5	17.9	15.5	ns
	1	XC4036XL	22.5	19.6	17.0	ns
		XC4044XL	25.1	21.9	19.0	ns
		XC4052XL	27.2	23.6	20.5	ns
		XC4062XL	29.1	25.3	22.0	ns
		XC4085XL	34.4	29.9	26.0	ns
FCL = Fast Capture Latch			111	Driver dan sele		

XC4000XL IOB Input Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

			-3	-2	-1	11-14-
Description	Symbol	Device	Min	Min	Min	Units
Setup Times			i depart			
Pad to Clock (IK), no delay	T _{PICK}	All devices	1.7	1.5	1.3	ns
Pad to Clock (IK), partial delay	T _{PICKP}	XC4005XL	12.3	13.1	9.3	ns
• • • •		XC4010XL	7.9	6.9	6.0	ns
		XC4013XL	7.8	6.9	5.9	ns
		XC4020XL	7.8	13.5	11.7	ns
		XC4028XL	15.6	13.6	11.8	ns
		XC4036XL	8.4	7.3	6.3	ns
		XC4044XL	15.5	13.5	11.8	ns
		XC4052XL	16.4	14.3	12.4	ns
		XC4062XL	8.9	7.7	7.3	ns
		XC4085XL	18.8	16.3	14.2	ns
Pad to Clock (IK), full delay	T _{PICKD}	XC4005XL	9.7	8.4	7.3	ns
		XC4010XL	9.4	8.2	7.1	ns
		XC4013XL	9.7	8.4	7.3	ns
		XC4020XL	13.5	11.7	10.2	ns
	· '	XC4028XL	12.6	10.9	9.5	ns
		XC4036XL	10.5	9.1	7.9	ns
		XC4044XL	12.7	11.0	9.6	ns
		XC4052XL	12.9	11.3	9.8	ns
		XC4062XL	11.3	9.8	9.2	ns
		XC4085XL	18.2	15.9	13.8	ns
Pad to Clock (IK), via transparent Fast	TPICKE	All devices	2.4	2.1	1.8	ns
Capture Latch, no delay	' ''				ļ	i
Pad to Clock (IK), via transparent Fast	TPICKEP	XC4005XL	12.9	11.2	9.8	ns
Capture Latch, partial delay		XC4010XL	8.5	7.4	6.4	ns
	j	XC4013XL	8.4	7.3	6.4	ns
		XC4020XL	16.1	14.0	12.2	ns
		XC4028XL	16.3	14.2	12.3	ns
		XC4036XL	9.0	7.9	6.8	ns
	ļ	XC4044XL	16.2	14.1	12.2	ns
		XC4052XL	17.0	14.8	12.9	ns
		XC4062XL	9.6	8.3	7.8	ns
		XC4085XL	19.4	16.8	14.7	ns
Pad to Fast Capture Latch Enable (OK), no delay	Троск	All devices	0.7	0.6	0.5	ns
Setup Times				Last State State		
Clock Enable (EC) to Clock (IK)	TECIK	All devices	0.3	0.2	0.2	ns
Hold Times			朝 时为为此,为是	and the same		
All Hold Times	50 (50) (5 (50) (50) (50) (50) (50)	All devices	0	Г о	0	ns
	L					

Note: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Set-up and Hold tables on pages 4-79 and 4-80.



XC4000XL IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

	peed Grade	-	3	-	2	-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Units
Propagation Delays			all har		17 11			
Clock (OK) to Pad	TOKPOF		5.0		4.4		3.8	ns
Output (O) to Pad	TOPF		4.1		3.6	i	3.1	ns
3-state to Pad hi-Z (slew-rate independent)	T _{TSHZ}		4.4		3.8		3.3	ns
3-state to Pad active and valid	TTSONF		4.1		3.6		3.1	ns
Output (O) to Pad via Fast Output MUX	TOFPF		5.5		4.8		4.2	ns
Setup and Hold Times		nt project (etc.)						
Output (O) to clock (OK) setup time	TOOK	0.5		0.4		0.3		ns
Output (O) to clock (OK) hold time	Токо	0		0		0		ns
Clock Enable (EC) to clock (OK) setup	TECOK	0		0	ľ	0		ns
Clock Enable (EC) to clock (OK) hold	TOKEC	0.3		0.2		0.1		ns
Clock				7.1				
Clock High	T _{CH}	3.0		2.8		2.5		ns
Clock Low	T _{CL}	3.0		2.8		2.5		ns
Global Set/Reset		5.00				1 1.1		
Minimum GSR pulse width	T _{MRW}		19.8		17.3		15.0	ns
Delay from GSR input to any Pad	TRPO					li		
XC4005XL		15.9		13.8		12.0		ns
XC4010XL		18.5		16.1		14.0		ns
XC4013XL		20.5		17.8		15.5		ns
XC4020XL		23.2		20.1		17.5		ns
XC4028XL		25.1	i	21.9		19.0		ns
XC4036XL		27.1		23.6		20.5		ns
XC4044XL		29.7		25.9		22.5		ns
XC4052XL		31.7	ŀ	27.6		24.0		ns
XC4062XL		33.7		29.3		25.5		ns
XC4085XL		39.0		33.9		29.5		ns
Siew Rate Adjustment								000 - 11 - 11 - 11 - 11 - 11 - 11 - 11
For output SLOW option add	T _{SLOW}		3.0		2.5		2.0	ns
		/ 1		de de la company				

Note: Output timing is measured at ~50% V_{CC} threshold, with 35 pF external capacitive loads.

Note 2: For PCI applications, based on a 50 pF external capacitive load, add 400 ps to the propagation delay values.

XC4000XL Horizontal Longline Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1.	1114
Description	Symbol	Device	Max	Max	Max	Units
TBUF driving a Horizontal Longline			HALL		94 W. A.	
I going High or Low to Horizontal Longline going	T ₁₀₁	XC4005XL	4.9	4.3	3.7	ns
High or Low, while T is Low. Buffer is constantly	"	XC4010XL	6.8	5.9	5.1	ns
active.		XC4013XL	7.7	6.7	5.8	ns
	1	XC4020XL	8.7	7.6	6.6	ns
		XC4028XL	9.8	8.5	7.4	ns
		XC4036XL	11.6	10.1	8.8	ns
		XC4044XL	12.3	10.7	9.3	ns
	1	XC4052XL	13.6	11.8	10.3	ns
		XC4062XL	14.9	13.0	11.3	ns
		XC4085XL	18.0	15.6	13.6	ns
T going Low to Horizontal Longline going from re-	TON	XC4005XL	5.6	4.9	4.2	ns
sistive pull-up or floating High to active Low.	"	XC4010XL	7.4	6.5	5.6	ns
TBUF configured as open-drain or active		XC4013XL	8.4	7.3	6.3	ns
buffer with I = Low.		XC4020XL	9.4	8.2	7.1	ns
	1	XC4028XL	10.5	9.1	7.9	ns
	1	XC4036XL	12.3	10.7	9.3	ns
	1 1	XC4044XL	13.0	11.3	9.8	ns
	1 1	XC4052XL	14.3	12.5	10.8	ns
		XC4062XL	15.6	13.6	11.8	ns
		XC4085XL	18.6	16.3	14.1	ns
T going High to Horizontal Longline going from	T _{PU2}	XC4005XL	6.6	5.8	5.0	ns
Low to High, pulled up by two resistors. (Note 1)	'	XC4010XL	10.5	9.1	7.9	ns
		XC4013XL	7.9	6.9	6.0	ns
		XC4020XL	9.0	7.8	6.8	ns
		XC4028XL	14.6	12.7	11.1	ns
	l 1	XC4036XL	14.4	12.5	10.9	ns
	1	XC4044XL	17.4	15.1	13.2	ns
		XC4052XL	18.8	16.3	14.2	ns
		XC4062XL	17.9	15.6	13.5	ns
		XC4085XL	22.9	19.9	17.3	ns
				Pjelloher	y	

Note 1: These values are for a minimum load with the driver paced as far as possible from the active pullup(s). Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.



XC4000XL Horizontal Longline Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	Units
Description	Symbol	Device	Max	Max	Max	Units
TBUF driving half a Horizontal Longline				11. 3.1.1	116	A T
I going High or Low to half of a Horizontal Longline	T _{HIO1}	XC4005XL	3.2	2.8	2.4	ns
going High or Low, while T is Low. Buffer is con-		XC4010XL	3.6	3.1	2.7	ns
stantly active.		XC4013XL	3.8	3.3	2.9	ns
		XC4020XL	4.1	3.6	3.1	ns
	·	XC4028XL	4.4	3.8	3.3	ns
	i i	XC4036XL	4.8	4.2	3.6	ns
		XC4044XL	5.0	4.4	3.8	ns
		XC4052XL	5.3	4.6	4.0	ns
		XC4062XL	5.6	4.9	4.2	ns
		XC4085XL	6.3	5.5	4.8	ns
T going Low to half of a Horizontal Longline going	T _{HON}	XC4005XL	3.8	3.3	2.9	ns
from resistive pull-up or floating High to active		XC4010XL	4.2	3.7	3.2	ns
Low. TBUF configured as open-drain or active		XC4013XL	4.5	3.9	3.4	ns
buffer with I = Low.		XC4020XL	4.8	4.2	3.6	ns
		XC4028XL	5.0	4.4	3.8	ns
		XC4036XL	5.4	4.7	4.1	ns
		XC4044XL	5.7	5.0	4.3	ns
		XC4052XL	6.0	5.2	4.5	ns
		XC4062XL	6.2	5.4	4.7	ns
		XC4085XL	7.0	6.1	5.3	ns
T going High to half of a Horizontal Longline going	T _{HPU4}	XC4005XL	4.1	3.6	3.1	ns
from Low to High, pulled up by four resistors.		XC4010XL	5.2	4.5	3.9	ns
(Note 1)		XC4013XL	4.3	3.7	3.2	ns
		XC4020XL	4.8	4.1	3.6	ns
	l	XC4028XL	6.6	5.8	5.0	ns
		XC4036XL	5.3	4.6	4.0	ns
	i l	XC4044XL	7.6	6.6	5.8	ns
		XC4052XL	8.1	7.0	6.1	ns
		XC4062XL	6.5	5.7	4.9	ns
		XC4085XL	9.5	8.3	7.2	ns
				rani menerana Kabupatan berasa		

Note: These values include a minimum load of one output, spaced as far as possible from the active pullup(s). Use the static timing analyzer to determine the delay for each destination.

Note 1: Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.

XC4000XL Wide Decoder Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	11-14-
Description	Symbol	Device	Max	Max	Max	Units
Full length, two pull-ups,	T _{WAF2}	XC4005XL	7.0	6.1	5.3	ns
inputs from IOB I-pins		XC4010XL	10.6	9.2	8.0	ns
		XC4013XL	9.1	7.9	6.9	ns
		XC4020XL	8.7	7.6	6.6	ns
		XC4028XL	14.0	12.2	10.6	ns
		XC4036XL	11.6	10.1	8.8	ns
	i	XC4044XL	16.3	14.2	12.3	ns
		XC4052XL	17.4	15.2	13.2	ns
	- 1	XC4062XL	19.6	17.1	14.8	ns
		XC4085XL	21.5	18.7	16.3	ns
Half length, two pull-ups,	T _{WAO2}	XC4005XL	5.4	4.7	4.1	ns
inputs from IOB I-pins		XC4010XL	7.3	6.4	5.5	ns
		XC4013XL	6.5	5.7	4.9	ns
		XC4020XL	6.2	5.4	4.7	ns
		XC4028XL	9.0	7.9	6.8	ns
		XC4036XL	8.0	6.9	6.0	ns
		XC4044XL	10.2	8.8	7.7	ns
		XC4052XL	10.7	9.3	8.1	ns
		XC4062XL	11.7	10.2	8.8	ns
		XC4085XL	12.5	10.8	9.4	ns

Notes: These delays are specified from the decoder input to the decoder output.

Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.



XC4000EX Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device

families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

All specifications subject to change without notice.

XC4000EX Absolute Maximum Ratings

Symbol	Description	n	Value	Units
V _{CC}	Supply voltage relative to GND		-0.5 to +7.0	V
VIN	Input voltage relative to GND (Note 1)		-0.5 to V _{CC} +0.5	٧
V _{TS}	Voltage applied to 3-state output (Note 1)		-0.5 to V _{CC} +0.5	V
V _{CCt}	Longest Supply Voltage Rise Time from 1	V to 4 V	50	ms
T _{STG}	Storage temperature (ambient)		-65 to +150	ç
T _{SOL}	Maximum soldering temperature (10 s @ 1	/16 in. = 1.5 mm)	+260	°C
7	Junction temperature	Ceramic packages	+150	°C
T _J		Plastic packages	+125	°C

Notes: 1. Maximum DC overshoot or undershoot

above V_{cc} or below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to Vcc + 2.0 V, provided this over- or undershoot lasts less than 20 ns.

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC4000EX Recommended Operating Conditions

Symbol	Description		Min	Max	Units
.,	Supply voltage relative to GND, T _J = 0 °C to +85°C	Commercial	4.75	5.25	ν
V _{CC}	Supply voltage relative to GND, T _J = -40°C to +100°C	Industrial	4.5	5.5	٧
v	High-level input voltage	TTL inputs	2.0	Vcc	V
V _{IH}		CMOS inputs	70%	100%	V _{CC}
	Low-level input voltage	TTL inputs	0	0.8	V
V _{IL}		CMOS inputs	0	20%	V _{CC}
T _{IN}	Input signal transition time	•		250	ns

Notes: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.
Input and output measurement thresholds for TTL are 1.5 V. Input and output measurement thresholds for CMOS are 2.5 V.
All timing parameters are specified for Commercial temperature range only.

XC4000EX DC Characteristics Over Recommended Operating Conditions

Symbol	Description		Min	Max	Units
	High-level output voltage @ I _{OH} = -4.0 mA, V _{CC} min	TTL outputs	2.4		V
V _{OH}	High-level output voltage @ I _{OH} = -1.0 mA	CMOS outputs	V _{CC} -0.5		V
V	Low-level output voltage @ I _{OL} = 12.0 mA, V _{CC} min	TTL outputs		0.4	V
V _{OL}	(Note 1)	CMOS outputs		0.4	V
V _{DR}	Data Retention Supply Voltage (below which configura	tion data may be lost)	3.0		V
Icco	Quiescent FPGA supply current (Note 2)			25	mA
IL	Input or output leakage current		-10	+10	μА
C _{IN}	Input capacitance (sample tested)	BGA, SBGA, PQ, HQ, MQ packages		10	pF
		PGA packages		16	pF
RPU	Pad pull-up (when selected) @ V _{in} = 0 V (sample teste	ed)	0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{in} = 5.5 V (sample	tested)	0.02	0.25	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Lo	DW W	0.3	2.0	mA

Note 1: With up to 64 pins simultaneously sinking 12 mA.

Note 2: With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND.

XC4000EX Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

	;	Speed Grade	-4	-3	-2	-1	limin
Description	Symbol	Device	Max	Max	Max	Max	Units
From pad through Global Low Skew buffer, to any clock K	T _{GLS}	XC4028EX XC4036EX	9.2 9.8	7.5 7.9	6.4 7.1		ns ns
From pad through Global Early buffer, to any clock K in same quadrant	T _{GE}	XC4028EX XC4036EX	5.7 5.9	4.4 4.6	4.2 4.4		ns ns
	t	•		ine. mes sa			

XC4000EX Longline and Wide Decoder Timing Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted. Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.

XC4000EX Horizontal Longline Switching Characteristic Guidelines

	9	peed Grade	-4	-3	-2	-1	Halla
Description	Symbol	Device	Max	Max	Max	Max	Units
TBUF driving a Horizontal Longline							
I going High or Low to Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T _{IO1}	XC4028EX XC4036EX	13.7 16.5	11.3 13.6	10.9 13.2		ns ns
T going Low to Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low.	T _{ON}	XC4028EX XC4036EX	14.7 17.4	12.1 14.4	11.7 14.0		ns ns
T going High to Horizontal Longline going from Low to High, pulled up by two resistors. (Note 1)	T _{PU2}	XC4028EX XC4036EX	,				ns ns
TBUF driving Half a Horizontal Longline							
I going High or Low to half of a Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T _{HIO1}	XC4028EX XC4036EX	6.3 7.3	5.6 6.0	4.6 5.7		ns ns
T going Low to half of a Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low.	T _{HON}	XC4028EX XC4036EX	7.2 8.2	6.4 6.8	5.4 6.5		ns ns
T going High to half of a Horizontal Longline going from Low to High, pulled up by four resistors. (Note 1)	T _{HPU4}	XC4028EX XC4036EX					ns ns
				ment start paper Menteroperation	etts Santa and a		

Note: These values include a minimum load of one output, spaced as far as possible from the activated pullup(s). Use the static timing analyzer to determine the delay for each destination.

XC4000EX Wide Decoder Switching Characteristic Guidelines

	Speed Gr	ade	-4	-3	-2	-1	Units
Description	Symbol	Device	Max	Max	Max	Max	Units
Full length, two pull-ups, inputs from IOB I-pins	T _{WAF2}	XC4028EX XC4036EX					ns ns
Full length, two pull-ups, inputs from internal logic	T _{WAF2L}	XC4028EX XC4036EX					ns ns
Half length, two pull-ups, inputs from IOB I-pins	T _{WAO2}	XC4028EX XC4036EX					ns ns
Half length, two pull-ups, inputs from internal logic	T _{WAO2L}	XC4028EX XC4036EX					ns ns
	•		K 15.33	MARIE SANTESAN	1.0.41		

Notes: These delays are specified from the decoder input to the decoder output.

XC4000EX CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

	Speed Grade	-	4	-	3	-	2	-	1	11-24-
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delays										D. F. E
F/G inputs to X/Y outputs	T _{ILO}		2.2		1.8		1.5	34-4-4-4-11	a - 1987 (750 1.3.2	ns
F/G inputs via H' to X/Y outputs	TiHO		3.8		3.2		2.7			ns
F/G inputs via transparent latch to Q outputs	Tito		3.2		2.7		2.5			ns
C inputs via SR/H0 via H' to X/Y outputs	THHOO		3.6		3.0		2.5	ŀ		ns
C inputs via H1 via H' to X/Y outputs	THHIO		3.0		2.5	ļ	2.3			ns
C inputs via DIN/H2 via H' to X/Y outputs	T _{HH2O}		3.6		3.0		2.5			ns
C inputs via EC, DIN/H2 to YQ, XQ output	T _{CBYP}	ľ	2.0		1.6		1.4			ns
(bypass)	CBYP				1.0					10
CLB Fast Carry Logic							45.11			
Operand inputs (F1, F2, G1, G4) to COUT	TOPCY		4.7		3.9		3.0			ns
Add/Subtract input (F3) to COUT	TASCY		4.5		3.7	ļ	3.7			ns
Initialization inputs (F1, F3) to COUT	TINCY		3.0		2.5		2.5			ns
CIN through function generators to X/Y outputs	TSUM		4.7		3.9		3.0			ns
CIN to COUT, bypass function generators	TBYP		0.5		0.4	ļ	0.1			ns
Sequential Delays	STF STF		#172.67.69				1900 J. J. J. J. J. J. J. J. J. J. J. J. J.	100	14582	
Clock K to Flip-Flop outputs Q	Тско		2.2		1.9		1.7	2 do 18 de 27		ns
Clock K to Latch outputs Q	TCKLO		2.2		1.9		1.7			ns
Setup Time before Clock K			HTE						Total	1854
F/G inputs	TICK	1.3		1.1		1.1				ns
F/G inputs via H'	TIHCK	3.0		2.5		2.2			1	ns
C inputs via H0 through H'	THHOCK	2.8		2.3		2.0				ns
C inputs via H1 through H'	THHICK	2.2		1.8		1.8				ns
C inputs via H2 through H'	T _{HH2CK}	2.8		2.3	1	2.0			ſ	ns
C inputs via DIN	TDICK	1.2		0.9		0.9				ns
C inputs via EC	TECCK	1.2		1.0		0.9				ns
C inputs via S/R, going Low (inactive)	TRCK	0.8		0.7		0.6			l	ns
CIN input via F'/G'	TCCK	2.2		1.8		2.1				ns
CIN input via F'/G' and H'		3.9		3.2		3.2				ns
Hold Time after Clock K	T _{CHCK}	3.3 71.00		Selection of	PSIMBARATA	J.2	as de Pasc	14235-051934	 	7057 = 1
	- Table 1						45.286		i i i i i i i i i i i i i i i i i i i	38.50
F/G inputs	TCKI	0		0	1	0				ns
F/G inputs via H'	TCKIH	0		0	ļ	0				ns
C inputs via SR/H0 through H'	Тскнне	0		0		0				ns
C inputs via H1 through H'	^Т скнн₁	0		0	ł	0				ns
C inputs via DIN/H2 through H'	TCKHH2	0		0		0			İ	ns
C inputs via DIN/H2	TCKDI	0		0		0				ns
C inputs via EC	TCKEC	0		0	ļ	0				ns
C inputs via SR, going Low (inactive)	TCKR	0		0	SOME ACCORDING TO	0	*************	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TERCO SE BONCO SER	ns
Clock		i transfe								
Clock High time Clock Low time	T _{CH}	3.5 3.5		3.0		3.0		l		ns ns
Set/Reset Direct	T _{CL}	3.5		200	1450 Sep. 263	3.0 (144): 126:12		. Electrons	ARRETS	118
		3.5	HAUROZ.	3.0		3.0		A FORE	454200	
Width (High) Delay from C inputs via S/R, going High to Q	T _{RPW} T _{RIO}	3.5	4.5	3.0	3.8	3.0	3.6	1		ns ns
Global Set/Reset		Li. ii								Luis And
Minimum GSR Pulse Width	T _{MRW}		13.0		11.5		11.5			ns
Delay from GSR input to any Q (XC4028EX)	TMRQ		22.8		19.0		19.0			ns
Delay from GSR input to any Q (XC4036EX)	TMRQ	Į.	24.0		21.0		21.0			ns
Toggle Frequency (Note 1)	F _{TOG}		143		166		166			MHz
· - aa · - · · - ¬ - · · · · · · · · · · · · ·	1 100								1	

Note 1: Maximum flip-flop toggle rate for export control purposes.



XC4000EX CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature), Values apply to all XC4000EX devices unless otherwise noted.

Twcs Twcts Twps Twpts Tass Tass	Min 11.0 11.0 5.5 5.5 2.7 2.6	Max	9.0 9.0 4.5 4.5	Max	9.0 9.0 4.5	Max	Min	Max	Units ns
T _{WCTS} T _{WPS} T _{WPTS}	11.0 5.5 5.5 2.7		9.0 9.0 4.5 4.5		9.0				ns
T _{WCTS} T _{WPS} T _{WPTS}	11.0 5.5 5.5 2.7		9.0 4.5 4.5		9.0				ns
T _{WPTS}	5.5 2.7		4.5		4.5				ns
			_		4.5				ns ns
ן אטוט			2.3 2.2		2.2 2.2				ns ns
T _{AHS}	0 0		0	·	00				ns ns
T _{DSS} T _{DSTS}	2.4 2.9		2.0 2.5	·	2.0 2.5		·		ns ns
T _{DHS} T _{DHTS}	0 0		0		0 0				ns ns
T _{WSS} T _{WSTS}	2.3 2.1		2.0 1.8		2.0 1.8				ns ns
T _{WHS}	0 0		0		0				ns ns
Twhts		8.2		6.8		6.8 8.2			ns ns
		T _{WHTS} 0	T _{WHTS} 0 8.2	T _{WHTS} 0 0 0	T _{WHTS} 0 0 0 T _{WOS} 8.2 6.8	T _{WHTS} 0 0 0 0 T _{WOS} 8.2 6.8	T _{WHTS} 0 0 0 0 T _{WOS} 8.2 6.8 6.8	T _{WHTS} 0 0 0 0 T _{WOS} 8.2 6.8 6.8	T _{WHTS} 0 0 0 0 0 T _{WOS} 8.2 6.8 6.8

Notes:


Timing for the 16x1 RAM option is identical to 16x2 RAM timing.

Applicable Read timing specifications are identical to Level-Sensitive Read timing.


Dual-Port RAM	Spee	d Grade	-4		-3		-2		-1		Units
Duai-Port HAM	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation		1									
Address write cycle time (clock K period)	16x1	Twcps	11.0		9.0		9.0				ns
Clock K pulse width (active edge)	16x1	TWPDS	5.5		4.5		4.5				ns
Address setup time before clock K	16x1	TASDS	3.1		2.6		2.5				ns
Address hold time after clock K	16x1	TAHDS	0		0	1	0	1 1	·		ns
DIN setup time before clock K	16x1	Tosps	2.9		2.5		2.5				ns
DIN hold time after clock K	16x1	T _{DHDS}	0		0		0				ns
WE setup time before clock K	16x1	T _{WSDS}	2.1		1.8		1.8				ns
WE hold time after clock K	16x1	T _{WHDS}	0		0		0				ns
Data valid after clock K	16x1	Twops		9.4		7.8		7.8			ns

Note: Applicable Read timing specifications are identical to Level-Sensitive Read timing.

XC4000EX CLB RAM Synchronous (Edge-Triggered) Write Timing



XC4000EX CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Timing






XC4000EX CLB RAM Asynchronous (Level-Sensitive) Write and Read Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

	Spe	ed Grade	-	4	-	3		2	-	1	11-14-
Description	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation	·	<u> </u>	3 - 1 2								
Address write cycle time	16x2 32x1	T _{WC} T _{WCT}	10.6 10.6		9.2 9.2		8.0 8.0				ns ns
Write Enable pulse width (High)	16x2 32x1	T _{WP} T _{WPT}	5.3 5.3		4.6 4.6		4.0 4.0				ns ns
Address setup time before WE	16x2 32x1	T _{AS} T _{AST}	2.8 2.9		2.4 2.5		2.0 2.0				ns ns
Address hold time after end of WE	16x2 32x1	T _{AH} T _{AHT}	1.7 1.7		1.4 1.4		1.4 1.4				ns ns
DIN setup time before end of WE	16x2 32x1	T _{DS} T _{DST}	1.1 1.1		0.9 0.9		0.8 0.8				ns ns
DIN hold time after end of WE	16x2 32x1	T _{DH} T _{DHT}	6.6 6.6		5.7 5.7		5.0 5.0				ns ns
Read Operation									. iv. 371 [3] 4]		
Address read cycle time	16x2 32x1	T _{RC} T _{RCT}	4.5 6.5		3.1 5.5		3.1 5.5				ns ns
Data valid after address change (no Write Enable)	16x2 32x1	T _{ILO} T _{IHO}	:	2.2 3.8		1.8 3.2		1.5 2.7			ns ns
Read Operation, Clocking Data in	to Flip-F	lop								1111111	
Address setup time before clock K	16x2 32x1	T _{ICK}	1.5 3.2		1.2 2.6		1.2 2.6				ns ns
Read During Write	<u></u>	•									
Data valid after WE goes active (DIN stable before WE)	16x2 32x1	T _{WO} T _{WOT}		6.5 7.4		5.7 6.5		4.9 5.6			ns ns
Data valid after DIN (DIN changes during WE)	16x2 32x1	T _{DO} T _{DOT}		7.7 8.2		6.7 7.2		5.8 6.2			ns ns
Read During Write, Clocking Data	into Flip	-Flop									
WE setup time before clock K	16x2 32x1	T _{WCK}	7.1 9.2		6.2 8.1		5.5 7.0				ns ns
Data setup time before clock K	16x2 32x1	T _{DCK} T _{DCKT}	5.9 8.4		5.2 7.4		4.6 6.4				ns ns
	•					ekisti ette. Erikumik					

Note: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.

XC4000EX CLB RAM Asynchronous (Level-Sensitive) Timing Characteristics



XC4000EX Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000EX devices unless otherwise noted.

XC4000EX Output Flip-Flop, Clock to Out

		Speed Grade	-4	-3	-2	-1	11-11-
Description	Symbol	Device	Max	Max	Max	Max	Units
Global Low Skew Clock to TTL Output (fast) using OFF	T _{ICKOF}	XC4028EX XC4036EX	16.6 17.2	13.7 14.1	12.4 13.1		ns ns
Global Early Clock to TTL Output (fast) using OFF	TICKEOF	XC4028EX XC4036EX	13.1 13.3	10.6 10.8	10.2 10.4		ns ns

A CONTRACTOR OF THE STATE OF TH

OFF = Output Flip Flop

XC4000EX Output MUX, Clock to Out

		Speed Grade -4		-3	-2	-1	1 Imilan
Description	Symbol	Device	Max	Max	Max	Max	Units
Global Low Skew Clock to TTL Output (fast) using OMUX	T _{PFPF}	XC4028EX XC4036EX	15.9 16.5	13.1 13.5	11.8 12.5		ns ns
Global Early Clock to TTL Output (fast) using OMUX	T _{PEFPF}	XC4028EX XC4036EX	12.4 12.6	10.0 10.2	9.6 9.8		ns ns
OMUX = Output MUX		•		Todas Televisiones Balance Calculation			•

OMUX = Output MUX

Notes: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Output timing is measured at TTL threshold with 35 pF external capacitive load.

Set-up time is measured with the fastest route and the lightest load. Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold times under given design conditions.

XC4000EX Output Level and Siew Rate Adjustments

The following table must be used to adjust output parameters and output switching characteristics.

	Speed	Speed Grade		-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
For TTL output FAST add	T _{TTLOF}	All Devices	0	0	0		ns
For TTL output SLOW add	T _{TTLO}	All Devices	2.9	2.4	2.4		ns
For CMOS FAST output add	T _{CMOSOF}	All Devices	1.0	0.8	0.8		ns
For CMOS SLOW output add	T _{CMOSO}	All Devices	3.6	3.0	3.0		ns
				raecon e mome inequiari Barnosamo marcanes	114 14		1

93

XC4000EX Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000EX devices unless otherwise noted

XC4000EX Global Low Skew Clock, Set-Up and Hold

		Speed Grade	-4	-3	-2	-1	Units
Description	Symbol	Device	Min	Min	Min	Min	Units
Input Setup Time, using Global Low Skew	T _{PSD}	XC4028EX	8.0	6.8	6.8		ns
clock and IFF (full delay)		XC4036EX	8.0	6.8	6.8		ns
Input Hold Time, using Global Low Skew	T _{PHD}	XC4028EX	0	0	0		ns
clock and IFF (full delay)		XC4036EX	0	0	0		ns
IFF = Flip-Flop or Latch				anner.	1		•

XC4000EX Global Early Clock, Set-Up and Hold for IFF

		Speed Grade	-4	-3	-2	-1	I Imiaa
Description	Symbol	Device	Min	Min	Min	Min	Units
Input Setup Time, using Global Early clock	T _{PSEP}	XC4028EX	6.5	5.4	5.4		ns
and IFF (partial delay)	' ' '	XC4036EX	6.5	5.4	5.4		ns
Input Hold Time, using Global Early clock	TPHEP	XC4028EX	0	0	0		ns
and IFF (partial delay)	1	XC4036EX	0	0	0		ns
IFF = Flip-Flop or Latch					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		

Note: Set-up parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.6 ns for BUFGE #s 1, 2, 5 and 6.

XC4000EX Global Early Clock, Set-Up and Hold for FCL

	;	Speed Grade	-4	-3	-2	-1	Units
Description	Symbol	Device	Min	Min	Min	Min	Uiiila
Input Setup Time, using Global Early clock	T _{PFSEP}	XC4028EX	3.4	3.4	3.4		ns
and FCL (partial delay)		XC4036EX	4.4	4.2	4.2		ns
Input Hold Time, using Global Early clock	TPFHEP	XC4028EX	0	0	0		ns
and FCL (partial delay)		XC4036EX	0	0	0		ns
FCL = Fast Capture Latch				44.11.1			

Notes: For CMOS output levels, see the Output Level and Slew Rate Adjustments tables on page 10.

Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under given design conditions. Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold times under given design conditions.

Note:Set-up parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.2 ns for BUFGE #s 1, 2, 5 and 6.

XC4000EX Input Threshold and Slew Rate Adjustments

The following table must be used to adjust input parameters and input switching characteristics.

	Speed	d Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
For TTL input add	T _{TTLI}	All Devices	0	0	0		ns
For CMOS input add	T _{CMOSI}	All Devices	0.3	0.2	0.2		ns
				ziellnike	Y		



XC4000EX IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

	S	peed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Min	Min	Min	Min	Units
Clocks			and a			1	
Delay from FCL enable (OK) active edge to IFF clock (IK) active edge	Токік	All devices	3.2	2.6	2.6		ns
Propagation Delays			Max	Max	Max	Max	
Pad to 11, 12	T _{PID}	All devices	2.2	1.9	1.8		ns
Pad to I1, I2 via transparent input latch, no delay	T _{PLI}	All devices	3.8	3.2	3.0		ns
Pad to I1, I2 via transparent input latch, partial delay	T _{PPLI}	XC4028EX XC4036EX	13.3 14.5	11.1 12.1	10.9 11.9		ns ns
Pad to I1, I2 via transparent input latch, full delay	T _{PDLI}	XC4028EX XC4036EX	18.2 19.4	15.2 16.2	14.9 15.9		ns ns
Pad to I1, I2 via transparent FCL and input latch, no delay	T _{PFLI}	All devices	5.3	4.4	4.2		ns
Pad to I1, I2 via transparent FCL and input latch, partial delay	T _{PPFLI}	XC4028EX XC4036EX	13.6 14.8	11.3 12.3	11.1 12.1		ns ns
Propagation Delays							
Clock (IK) to I1, I2 (flip-flop) Clock (IK) to I1, I2 (latch enable, active Low) FCL Enable (OK) active edge to I1, I2 (via transparent standard input latch)	T _{IKRI} T _{IKLI} T _{OKLI}	All devices All devices All devices	3.0 3.2 6.2	2.5 2.7 5.2	2.4 2.6 5.0		ns ns ns
Giobai Set/Reset	4.40				115, 32	40.00	134
Minimum GSR Pulse Width Delay from GSR input to any Q Delay from GSR input to any Q	T _{MRW} T _{RRI} T _{RRI}	All devices XC4028EX XC4036EX	13.0 22.8 24.0	11.5 19.0 21.0	11.5 19.0 21.0		ns ns ns
FCL = Fast Capture Latch, IFF = Input Flip-Flop o			- 44614	A Percentage of the con-			

Notes: For CMOS output levels, see the Output Level and Slew Rate Adjustments table on page 10.

For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Set-up and Hold tables on page 11.

XC4000EX IOB Input Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

		Speed Grade	-4	-3	-2	-1	11
Description	Symbol	Device	Min	Min	Min	Min	Units
Setup Times		n Parancas			Section was and		
Pad to Clock (IK), no delay	T _{PICK}	All devices	2.5	2.0	2.0	and responding things	ns
Pad to Clock (IK), partial delay	T _{PICKP}	XC4028EX	10.8	9.0	9.0		ns
		XC4036EX	12.0	10.0	10.0		ns
Pad to Clock (IK), full delay	T _{PICKD}	XC4028EX	15.7	13.1	13.1		ns
		XC4036EX	16.9	14.1	14.1		ns
Pad to Clock (IK), via transparent Fast	T _{PICKF}	All devices	3.9	3.3	3.3		ns
Capture Latch, no delay	, , , , , , ,						
Pad to Clock (IK), via transparent Fast	TPICKEP	XC4028EX	12.3	10.2	10.2		ns
Capture Latch, partial delay		XC4036EX	13.5	11.2	11.2		ns
Pad to Fast Capture Latch Enable (OK),	T _{POCK}	All devices	0.8	0.7	0.7		ns
no delay							
Pad to Fast Capture Latch Enable (OK),	T _{POCKP}	XC4028EX	9.1	7.6	7.6		ns
partial delay		XC4036EX	10.3	8.6	8.6		ns
Setup Times (TTL or CMOS Inputs)							
Clock Enable (EC) to Clock (IK)	TECIK	All devices	0.3	0.2	0.2		ns
Hold Times							
Pad to Clock (IK),							
no delay	TIKPI	All devices	0	0	0		ns
partial delay	TIKPIP	All devices	0	0	0		ns
full delay	TIKPID	All devices	0	0	0		ns
Pad to Clock (IK) via transparent Fast							
Capture Latch,							
no delay	TIKFPI	All devices	0	0	0		ns
partial delay	TIKFPIP	All devices	0	0	0		ns
full delay	TIKFPID	All devices	0	0	0		ns
Clock Enable (EC) to Clock (IK),							
no delay	TIKEC	All devices	0	0	0		ns
partial delay	TIKECP	All devices	0	0	0		ns
full delay	TIKECD	All devices	0	0	0		ns
Pad to Fast Capture Latch Enable (OK),	_						
no delay	TOKPI	All devices	0	0	0		ns
partial delay	TOKPIP	All devices	0	0	0		ns
				Late de la companya dela companya dela companya dela companya de la companya de la companya de la companya dela companya de la companya dela com			

Notes: For CMOS output levels, see the Output Level and Slew Rate Adjustments table on page 10.

For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Set-up and

Hold tables on page 11.



XC4000EX IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values apply to all XC4000EX devices unless otherwise noted.

Sp	peed Grade	-	4		3	-2		-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uillis
Propagation Delays										
Clock (OK) to Pad	TOKPOF		7.4		6.2		6.0		212 24 707 707 70.0	ns
Output (O) to Pad	TOPF		6.2		5.2		5.0			ns
3-state to Pad hi-Z (slew-rate independent)	T _{TSHZ}		4.9		4.1		4.1			ns
3-state to Pad active and valid	T _{TSONF}		6.2		5.2		5.0			ns
Output MUX Select (OK) to Pad	TOKFPF		6.7		5.6		5.4			ns
Fast Path Output MUX Input (EC) to Pad	TCEFPF		6.2		5.1		5.0			ns
Slowest Path Output MUX Input (O) to Pad	TOFPF		7.3		6.0		5.9			ns
Setup and Hold Times			1619			1.00 004		1.0		
Output (O) to clock (OK) setup time	Took	0.6		0.5		0.5		, , , , , , , , , , , , , , , , , , ,		ns
Output (O) to clock (OK) hold time	TOKO	0		0		0				ns
Clock Enable (EC) to clock (OK) setup	TECOK	0		0	i	0				ns
Clock Enable (EC) to clock (OK) hold	TOKEC	0		0		0				ns
Clock		36.2							104	
Clock High	T _{CH}	3.5		3.0		3.0		*****		ns
Clock Low	T _{CL}	3.5		3.0		3.0				ns
Global Set/Reset		1.11			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
Minimum GSR pulse width	T _{MRW}	13.0		11.5		11.5				ns
Delay from GSR input to any Pad (XC4028EX)	T _{RPO}	30.2		25.2		25.0				ns
Delay from GSR input to any Pad (XC4036EX)	T _{RPO}	31.4		27.2		27.0				ns
			100	(false	er organism Acceptant	300				

Notes: Output timing is measured at TTL threshold, with 35pF external capacitive loads.

For CMOS output levels, see the Output Level and Slew Rate Adjustments table on page 10

XC4000E Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device

families. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final. 1

XC4000E Absolute Maximum Ratings

Symbol	Description		Value	Units
V _{CC}	Supply voltage relative to GND		-0.5 to +7.0	٧
V _{IN}	Input voltage relative to GND (Note 1)		-0.5 to V _{CC} +0.5	٧
V _{TS}	Voltage applied to 3-state output (Note 1)		-0.5 to V _{CC} +0.5	٧
T _{STG}	Storage temperature (ambient)		-65 to +150	ŝ
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1	.5 mm)	+260	ç
	Junction temperature	Ceramic packages	+150	ô
		Plastic packages	+125	ç

Note 1: Maximum DC overshoot or undershoot above Vcc or below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to Vcc + 2.0 V, provided this

over- or undershoot lasts less than 20 ns.

Note 2: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may

affect device reliability.

XC4000E Recommended Operating Conditions

Symbol	Description	Min	Max	Units	
V _{CC}	Supply voltage relative to GND, T _J = -0 °C to +85°C	4.75	5.25	V	
	Supply voltage relative to GND, T _J = -40°C to +100°C	Industrial	4.5	5.5	V
	Supply voltage relative to GND, T _C = -55°C to +125°C	Military	4.5	5.5	V
V _{IH}	High-level input voltage	TTL inputs	2.0	V _{CC}	V
		CMOS inputs	70%	100%	Vcc
V _{IL}	Low-level input voltage	TTL inputs	0	0.8	٧
		CMOS inputs	0	20%	Vcc
T _{IN}	Input signal transition time	•		250	ns

Note:

At junction temperatures above those listed as Recommended Operating Conditions, all delay parameters increase by 0.35% per °C.

Input and output Measurement thresholds are: 1.5V for TTL and 2.5V for CMOS.

^{1.} Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

XC4000E DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage @ I _{OH} = -4.0mA, V _{CC} min	TTL outputs	2.4		V
	High-level output voltage @ I _{OH} = -1.0mA, V _{CC} min	CMOS outputs	V _{CC} -0.5		V
V _{OL}	Low-level output voltage @ I _{OL} = 12.0mA, V _{CC} min	TTL outputs		0.4	V
	(Note 1)	CMOS outputs		0.4	V
Icco	Quiescent FPGA supply current (Note 2)	Commercial		3.0	mA
		Industrial		6.0	mA
		Military		6.0	mA
ار	Input or output leakage current		-10	+10	μА
C _{IN}	Input capacitance (sample tested)	PQFP and MQFP packages		10	pF
		Other packages		16	ρF
I _{RIN} *	Pad pull-up (when selected) @ V _{IN} = 0V (sample teste	ed)	-0.02	-0.25	mA
I _{RLL} *	Horizontal Longline pull-up (when selected) @ logic Lo	DW WC	0.2	2.5	mA

Note 1: With 50% of the outputs simultaneously sinking 12mA, up to a maximum of 64 pins.

Note 2: With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND, and the FPGA

configured with a MakeBits Tie option.

* Characterized Only.

XC4000E Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature)

	9	Speed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
From pad through	T _{PG}	XC4003E	7.0	4.7	4.0	3.5	ns
Primary buffer,		XC4005E	7.0	4.7	4.3	3.8	ns
to any clock K		XC4006E	7.5	5.3	5.2	4.6	ns
•		XC4008E	8.0	6.1	5.2	4.6	ns
		XC4010E	11.0	6.3	5.4	4.8	ns
		XC4013E	11.5	6.8	5.8	5.2	ns
		XC4020E	12.0	7.0	6.4	6.0	ns
		XC4025E	12.5	7.2	6.9	-	ns
From pad through	T _{SG}	XC4003E	7.5	5.2	4.4	4.0	ns
Secondary buffer,	""	XC4005E	7.5	5.2	4.7	4.3	ns
to any clock K		XC4006E	8.0	5.8	5.6	5.1	ns
_	İ	XC4008E	8.5	6.6	5.6	5.1	ns
		XC4010E	11.5	6.8	5.8	5.3	ns
		XC4013E	12.0	7.3	6.2	5.7	ns
		XC4020E	12.5	7.5	6.7	6.5	ns
		XC4025E	13.0	7.7	7.2	-	ns
	·					A Took These serving	

XC4000E Horizontal Longline Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

The following guidelines reflect worst-case values over the recommended operating conditions.

	Sp	eed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
TBUF driving a Horizontal Longline (LL):					Stand		
I going High or Low to LL going High or	T _{IO1}	XC4003E	5.0	4.2	3.4	2.9	ns
Low, while T is Low.	10.	XC4005E	5.0	5.0	4.0	3.4	ns
Buffer is constantly active.		XC4006E	6.0	5.9	4.7	4.0	ns
•		XC4008E	7.0	6.3	5.0	4.3	ns
(Note1)		XC4010E	8.0	6.4	5.1	4.4	ns
		XC4013E	9.0	7.2	5.7	4.9	ns
		XC4020E	10.0	8.2	7.3	5.6	ns
		XC4025E	11.0	9.1	7.3		ns
I going Low to LL going from resistive	T _{IO2}	XC4003E	5.0	4.2	3.6	3.1	ns
pull-up High to active Low.		XC4005E	6.0	5.3	4.5	3.8	ns
TBUF configured as open-drain.		XC4006E	7.8	6.4	5.4	4.6	ns
1201 configured ac open aram.	1	XC4008E	8.1	6.8	5.8	4.9	ns
A1 . 4)		XC4010E	10.5	6.9	5.9	5.0	ns
(Note1)		XC4013E	11.0	7.7	6.5	5.5	ns
	ļ	XC4020E	12.0 12.0	8.7 9.6	8.7 9.6	7.4	ns
		XC4025E					ns
T going Low to LL going from resistive	TON	XC4003E	5.5	4.6	3.9	3.5	ns
pull-up or floating High to active Low		XC4005E	7.0	6.0	5.7	4.7	ns
TBUF configured as open-drain or active		XC4006E	7.5	6.7	5.7	4.9	ns
buffer with I = Low.		XC4008E XC4010E	8.0 8.5	7.1 7.3	6.0 6.2	5.2 5.4	ns
Duller Will 1 = LOW.		XC4010E XC4013E	8.7	7.5	7.0	5.4 6.2	ns ns
		XC4013E	11.0	8.4	7.0	6.3	ns
(Note1)		XC4025E	11.0	8.4	7.1	U.S	ns
T going High to TBUF going inactive,	T _{OFF}	All devices	1.8	1.5	1.3	1.1	ns
not driving LL	OFF	All devices	1.0	1.5	1.5	1-1	110
T going High to LL going from Low to	T _{PUS}	XC4003E	20.0	14.0	14.0	12.0	ns
High, pulled up by a single resistor.		XC4005E	23.0	16.0	16.0	14.0	ns
,g, panea ap oj a amg. a sasana		XC4006E	25.0	18.0	18.0	16.0	ns
(Note 1)		XC4008E	27.0	20.0	20.0	16.0	ns
(Note 1)		XC4010E	29.0	22.0	22.0	18.0	ns
		XC4013E	32.0	26.0	26.0	21.0	ns
		XC4020E XC4025E	35.0 42.0	32.5 39.1	32.5 39.1	26.0	ns ns
T	-				+		
T going High to LL going from Low to	T _{PUF}	XC4003E	9.0 10.0	7.0 8.0	6.0 6.8	5.4	ns
High, pulled up by two resistors.		XC4005E XC4006E	11.5	9.0	7.7	5.8 6.5	ns ns
		XC4008E	12.5	10.0	8.5	7.5	ns
(Note1)		XC4006E XC4010E	13.5	11.0	9.4	7.5 8.0	ns
V //		XC4010E	15.0	13.0	11.7	9.4	ns
		XC4020E	16.0	14.8	14.8	10.5	ns
		XC4025E	18.0	16.5	16.5	-	ns
	1					Pallminary	

Note 1: These values include a minimum load. Use the static timing analyzer to determine the delay for each destination.



XC4000E Wide Decoder Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

The following guidelines reflect worst-case values over the recommended operating conditions.

		Speed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
Full length, both pull-ups,	T _{WAF}	XC4003E	9.2	5.0	5.0	4.3	ns
inputs from IOB I-pins		XC4005E	9.5	6.0	6.0	5.1	ns
		XC4006E	12.0	7.0	7.0	6.0	ns
		XC4008E	12.5	8.0	8.0	6.5	ns
		XC4010E	15.0	9.0	9.0	7.5	ns
		XC4013E	16.0	11.0	11.0	8.6	ns
		XC4020E	17.0	13.9	13.9	10.1	ns
	}	XC4025E	18.0	16.9	16.9	_	ns
Full length, both pull-ups,	TWAFL	XC4003E	12.0	7.0	7.0	5.5	ns
inputs from internal logic		XC4005E	12.5	8.0	8.0	6.4	ns
,		XC4006E	14.0	9.0	9.0	7.0	ns
		XC4008E	16.0	10.0	10.0	7.5	ns
		XC4010E	18.0	11.0	11.0	8.5	ns
		XC4013E	19.0	13.0	13.0	10.0	ns
		XC4020E	20.0	15.5	15.5	11.8	ns
		XC4025E	21.0	18.9	18.9	-	ns
Half length, one pull-up,	T _{WAO}	XC4003E	10.5	6.0	6.0	5.1	ns
inputs from IOB I-pins		XC4005E	10.5	7.0	7.0	6.0	ns
		XC4006E	13.5	8.0	8.0	6.5	ns
		XC4008E	14.0	9.0	9.0	7.0	ns
		XC4010E	16.0	10.0	10.0	7.5	ns
		XC4013E	17.0	12.0	12.0	10.0	ns
		XC4020E	18.0	15.0	15.0	11.8	ns
		XC4025E	19.0	17.6	17.6	-	ns
Half length, one pull-up,	TWAOL	XC4003E	12.0	8.0	8.0	6.0	ns
inputs from internal logic	117.02	XC4005E	12.5	9.0	9.0	7.0	กร
		XC4006E	14.0	10.0	10.0	7.6	ns
		XC4008E	16.0	11.0	11.0	8.4	ns
		XC4010E	18.0	12.0	12.0	9.2	ns
		XC4013E	19.0	14.0	14.0	10.8	ns
		XC4020E	20.0	16.8	16.8	12.6	ns
		XC4025E	21.0	19.6	19.6	_	ns
		l	'	1		grillanti ("Thio a sikesyn hina	

Notes: These delays are specified from the decoder input to the decoder output.

Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.

and tradelitations have the

XC4000E CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Speed Grade	•	-	-4		-3		-2		-1	
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delays									14.0	
F/G inputs to X/Y outputs	TILO		2.7		2.0		1.6		1.3	ns
F/G inputs via H to X/Y outputs	TIHO		4.7		4.3		2.7		2.2	ns
C inputs via SR through H to X/Y outputs	T _{HH0O}		4.1		3.3		2.4		1.9	ns
C inputs via H to X/Y outputs	T _{HH10}		3.7		3.6		2.2	İ	1.6	ns
C inputs via DIN through H to X/Y outputs	T _{HH2O}		4.5		3.6		2.6		1.9	ns
CLB Fast Carry Logic		Talent Fallet								
Operand inputs (F1, F2, G1, G4) to COUT	TOPCY		3.2		2.6		2.1		1.7	ns
Add/Subtract input (F3) to COUT	TASCY		5.5		4.4		3.7		2.5	ns
Initialization inputs (F1, F3) to COUT	TINCY		1.7		1.7		1.4		1.2	ns
CIN through function generators to	T _{SUM}		3.8		3.3		2.6		1.8	ns
X/Y outputs										
CIN to COUT, bypass function generators	T _{BYP}		1.0		0.7		0.6		0.5	ns
Sequential Delays			ris letaler						irchist	
Clock K to outputs Q	Тско		3.7		2.8		2.8		1.9	ns
Setup Time before Clock K							945			
F/G inputs	T _{ICK}	4.0		3.0		2.4		1.8		ns
F/G inputs via H	TIHCK	6.1		4.6		3.9		2.8		ns
C inputs via H0 through H	THHOCK	4.5	}	3.6		3.5		2.4		ns
C inputs via H1 through H	THHICK	5.0		4.1		3.3		2.1		ns
C inputs via H2 through H	T _{HH2CK}	4.8		3.8		3.7		2.5		ns
C inputs via DIN	TDICK	3.0		2.4		2.0	1	1.0		ns
C inputs via EC	TECCK	4.0		3.0		2.6		2.0		ns
C inputs via S/R, going Low (inactive)	TRCK	4.2		4.0		4.0		1.5		ns
C _{IN} input via F/G	TCCK	2.5		2.1		1				ns
C _{IN} input via F/G and H	Тснск	4.2		3.5						ns
								Mark to	1	



XC4000E CLB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements. For more detailed, more precise, and more up-to-date information, use the values provided by the XACT timing calculator and used in the simulator. These values can be printed in tabular format by running LCA2XNF -S.

The following guidelines reflect worst-case values over the recommended operating conditions. They are expressed in units of nanoseconds and apply to all XC4000E devices unless otherwise noted.

Speed Gra	de	-	4	-	3	-	2	-	1	11-14-
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Hold Time after Clock K		NOT Y						a tale		
F/G inputs	T _{CKI}	0		0		0	The Mark House St. Across St.	0		ns
F/G inputs via H	TCKIH	0		0		0		0		ns
C inputs via H0 through H	ТСКННО	0		0	ł	0		0		ns
C inputs via H1 through H	ТСКНН1	0		0		0		0		ns
C inputs via H2 through H	ТСКНН2	0		0	ļ	0		0		ns
C inputs via DIN	T _{CKDI}	0		0		0		0		ns
C inputs via EC	TCKEC	0		0	Ì	0		0		ns
C inputs via SR, going Low (inactive)	TCKR	0	İ	0		0		0		ns
Clock					6.0.1					
Clock High time	T _{CH}	4.5		4.0		4.0		3.0		ns
Clock Low time	T _{CL}	4.5		4.0		4.0		3.0		ns
Set/Reset Direct										
Width (High)	T _{RPW}	5.5		4.0		4.0		3.0		ns
Delay from C inputs via S/R, going High to Q	T _{RIO}		6.5		4.0		4.0		3.0	ns
Master Set/Reset (Note 1)		18-11-1				and to His				
Width (High or Low)	T _{MRW}	13.0		11.5		11.5		10.0		ns
Delay from Global Set/Reset net to Q	T _{MRQ}		23.0		18.7		17.4		15.0	ns
Global Set/Reset inactive to first active clock K edge	TMRK									
Toggle Frequency (Note 2)	F _{TOG}		111		125		125		166	MHz
									nully !	

Note 1: Timing is based on the XC4005E. For other devices see the XACT timing calculator.

Note 2: Export Control Max. flip-flop toggle rate.

XC4000E CLB Edge-Triggered (Synchronous) RAM Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Single Port RAM	Spee	d Grade	-	4	-	3	-	2	•	1	11-16-
Single Fort NAM	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation											
Address write cycle time (clock K period)	16x2 32x1	T _{WCS} T _{WCTS}	15.0 15.0		14.4 14.4		11.6 11.6		8.0 8.0		ns ns
Clock K pulse width (active edge)	16x2 32x1	T _{WPS}	7.5 7.5	1 ms 1 ms	7.2 7.2	1 ms 1 ms	5.8 5.8	1 ms 1 ms	4.0 4.0		ns ns
Address setup time before clock K	16x2 32x1	T _{ASS} T _{ASTS}	2.8 2.8		2.4 2.4		2.0 2.0		1.5 1.5		ns ns
Address hold time after clock K	16x2 32x1	T _{AHS} T _{AHTS}	0		0		0 0		0		ns ns
DIN setup time before clock K	16x2 32x1	T _{DSS} T _{DSTS}	3.5 2.5		3.2 1.9		2.7 1.7		1.5 1.5		ns ns
DIN hold time after clock K	16x2 32x1	T _{DHS} T _{DHTS}	0		0		0		0		ns ns
WE setup time before clock K	16x2 32x1	T _{WSS} T _{WSTS}	2.2 2.2		2.0 2.0		1.6 1.6		1.5 1.5		ns ns
WE hold time after clock K	16x2 32x1	T _{WHS} T _{WHTS}	0		0		0		0		ns ns
Data valid after clock K	16x2 32x1	T _{WOS} T _{WOTS}		10.3 11.6		8.8 10.3		7.9 9.3		6.5 7.0	ns ns
			·			· · · · · · ·	.		16/16		


Notes: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.

Applicable Read timing specifications are identical to Level-Sensitive Read timing.


Duel Port PAM	Spec	d Grade	-	4		-3	-	2		·1	Units
Dual-Port RAM	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation											
Address write cycle time (clock K period)	16x1	T _{WCDS}	15.0		9.0		11.6		8.0		ns
Clock K pulse width (active edge)	16x1	TWPDS		1 ms	4.5	1 ms	5.8	1 ms	4.0		ns
Address setup time before clock K	16x1	TASDS	7.5		2.5]	2.1	,	1.5		ns
Address hold time after clock K	16x1	TAHDS	2.8		0		0		0	İ	ns
DIN setup time before clock K	16x1	TDSDS	0		2.5		1.6		1.5		ns
DIN hold time after clock K	16x1	TDHDS	2.2		0		0		0		ns
WE setup time before clock K	16x1	T _{WSDS}	0		1.8		1.6		1.5		ns
WE hold time after clock K	16x1	T _{WHDS}	2.2		0		0		0		ns
Data valid after clock K	16x1	Twods	0.3	10.0		7.8		7.0		6.5	ns
							•		configuration of		

Note: Applicable Read timing specifications are identical to Level-Sensitive Read timing.

XC4000E CLB RAM Synchronous (Edge-Triggered) Write Timing



XC4000E CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Timing



XC4000E CLB Level-Sensitive RAM Switching Characteristic Guidelines


Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

	Spe	eed Grade	-	4	-	3	-	2	-1		Units
Description	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation						in a gr					
Address write cycle time	16x2 32x1	T _{wc}	8.0 8.0		8.0 8.0		8.0 8.0		8.0 8.0		ns ns
Write Enable pulse width (High)	16x2 32x1	T _{WP} T _{WPT}	4.0 4.0		4.0 4.0		4.0 4.0		4.0 4.0		ns ns
Address setup time before WE	16x2 32x1	T _{AS}	2.0 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
Address hold time after end of WE	16x2 32x1	T _{AH} T _{AHT}	2.5 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
DIN setup time before end of WE	16x2 32x1	T _{DS} T _{DST}	4.0 5.0		2.2 2.2		0.8 0.8		0.8 0.8		ns ns
DIN hold time after end of WE	16x2 32x1	T _{DH} T _{DHT}	2.0 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
Read Operation											
Address read cycle time	16x2 32x1	T _{RC}	4.5 6.5		3.1 5.5		2.6 3.8		2.6 3.8		ns ns
Data valid after address change (no Write Enable)	16x2 32x1	T _{ILO} T _{IHO}		2.7 4.7		1.8 3.2		1.6 2.7		1.6 2.7	ns ns
Read Operation, Clocking Data Into	Flip-Fl	ор					100				
Address setup time before clock K	16x2 32x1	T _{ICK}	4.0 6.1		3.0 4.6		2.4 3.9		2.4 3.9	100000	ns ns
Read During Write						24					
Data valid after WE goes active (DIN stable before WE)	16x2 32x1	T _{WO}		10.0 12.0		6.0 7.3		4.9 5.6		4.9 5.6	ns ns
Data valid after DIN (DIN changes during WE)	16x2 32x1	T _{DO} T _{DOT}		9.0 11.0		6.6 7.6		5.8 6.2		5.8 6.2	ns ns
Read During Write, Clocking Data i	nto Flip	-Flop						di bi			F- 1
WE setup time before clock K	16x2 32x1	T _{WCK}	8.0 9.6		6.0 6.8		5.1 5.8		5.1 5.8		ns ns
Data setup time before clock K	16x2 32x1	T _{DCK} T _{DCKT}	7.0 8.0		5.2 6.2		4.4 5.3		4.4 5.3		ns ns
			•		·····	•		 -	9800	Parties 2	

Note: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.



XC4000E CLB Level-Sensitive RAM Timing Characteristics



XC4000E Guaranteed Input and Output Parameters (Pin-to-Pin, TTL I/O)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.

	Spe	ed Grade	-4	-3	-2	-1	Units
Description	Symbol	Device					Units
Global Clock to Output	TICKOF	XC4003E	12.5	10.2	8.7	5.8	ns
(fast) using OFF	10,10,	XC4005E	14.0	10.7	9.1	6.2	ns
(last) using of t		XC4006E	14.5	10.7	9.1	6.4	ns
		XC4008E	15.0	10.8	9.2	6.6	ns
T _{PG} OFF	(Max)	XC4010E	16.0	10.9	9.3	6.8	ns
		XC4013E	16.5	11.0	9.4	7.2	ns
Global Clock-to-Output Delay		XC4020E	17.0	11.0	10.2	7.4	ns
X3202		XC4025E	17.0	12.6	10.8	-	ns
Global Clock to Output	Тіско	XC4003E	16.5	14.0	11.5	7.8	ns
(slew-limited) using OFF	lone	XC4005E	18.0	14.7	12.0	8.2	ns
(Slow infined) doing of t		XC4006E	18.5	14.7	12.0	8.4	ns
		XC4008E	19.0	14.8	12.1	8.6	ns
T _{PG} OFF :	(Max)	XC4010E	20.0	14.9	12.2	8.8	ns
	1	XC4013E	20.5	15.0	12.8	9.2	ns
Global Clock-to-Output Delay	1	XC4020E	21.0	15.1	12.8	9.4	ns
X3202		XC4025E	21.0	15.3	13.0	-	ns
Input Setup Time, using IFF	T _{PSUF}	XC4003E	2.5	2.3	2.3	1.5	ns
(no delay)		XC4005E	2.0	1.2	1.2	0.8	ns
(no dolay)		XC4006E	1.9	1.0	1.0	0.6	ns
. 🗁 🔠 📗	(3.45)	XC4008E	1.4	0.6	0.6	0.2	ns
Input Set - Up	(Min)	XC4010E	1.0	0.2	0.2	0	ns
A T		XC4013E	0.5	0	0	0	ns
Hold Time	i l	XC4020E	0	0	0	0	ns
Xxxx		XC4025E	0	0	0	-	ns
Input Hold Time, using IFF	T _{PHF}	XC4003E	4.0	4.0	4.0	1.5	ns
(no delay)	, , , ,	XC4005E	4.6	4.5	4.5	2.0	ns
(no dolay)	1	XC4006E	5.0	4.7	4.7	2.0	ns
n		XC4008E	6.0	5.1	5.1	2.5	ns
Input Set - Up IFF	(Min)	XC4010E	6.0	5.5	5.5	2.5	ns
8 7		XC4013E	7.0	6.5	5.5	3.0	ns
Hold Time	1	XC4020E	7.5	6.7	5.7	3.5	ns
X3001		XC4025E	8.0	7.0	5.9	-	ns
Input Setup Time, using IFF	T _{PSU}	XC4003E	8.5	7.0	6.0	5.0	ns
(with delay)	1730	XC4005E	8.5	7.0	6.0	5.0	ns
(With Colay)		XC4006E	8.5	7.0	6.0	5.0	ns
		XC4008E	8.5	7.0	6.0	5.0	ns
Irout -	(Min)	XC4010E	8.5	7.0	6.0	5.0	ns
A T [XC4013E	8.5	7.0	6.0	5.0	ns
Hold Time		XC4020E	9.5	7.0	6.8	5.0	ns
X1000		XC4025E	9.5	7.6	6.8	-	ns
Input Hold Time, using IFF	T _{PH}	XC4003E	0	0	0	0	ns
	rn	XC4005E	0	0	Ö	0	ns
(with delay)		XC4006E	0	0	0	0	ns
		XC4008E	Ŏ	0	Ó	Ö	ns
	(Min)	XC4010E	Ŏ	0	Ó	Ö	ns
Input Set - Up		XC4013E	Ō	0	Ó	Ō	ns
Hold Tyme		XC4020E	Ö	0	0	Ó	ns
TRITIE XXXVII		XC4025E	Ŏ	0	Ó		ns
	E - Inout Elic	p-Flop or Latch		1		E Water Language and Action	
OFF - Output rith-rioh It	. — mputfil	ויטף טו במוטוויי				Maria and and the second	



XC4000E IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.

	Spee	d Grade	-	4	-	3	-	2	-	1	Units
Description	Symbol	Device	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (TTL Inputs)										A Milite	abid
Pad to I1, I2											- A 10 - A - A - A - A - A - A - A - A - A -
Pad to I1, I2 via transparent latch, no delay	T _{PID}	All devices		3.0		2.5		2.0		1.4	ns
with delay	T _{PLI}	All devices		4.8		3.6		3.6		2.8	ns
,	TPDLI	XC4003E		10.4		9.3		6.9		6.4	ns
	'	XC4005E		10.8		9.6		7.4		6.5	ns
		XC4006E		10.8		10.2		8.1		6.9	ns
		XC4008E		10.8		10.6		8.2		7.0	ns
		XC4010E		11.0		10.8		8.3		7.3	ns
		XC4013E		11.4		11.2		9.8		8.4	ns
		XC4020E		13.8		12.4		11.5		9.0	ns
		XC4025E		13.8		13.7		12.4		-	ns
Propagation Delays (CMOS Inputs)											
Pad to I1, I2	T _{PIDC}	All devices		5.5		4.1		3.7		1.9	ns
Pad to I1, I2 via transparent											1
latch, no delay	TPLIC	All devices		8.8		6.8		6.2		3.3	ns
with delay	T _{PDLIC}	XC4003E		16.5		12.4		11.0		6.9	ns
		XC4005E		16.5		13.2	1	11.9		7.0	ns
		XC4006E		16.8		13.4	ļ	12.1		7.4	ns
		XC4008E		17.3		13.8	1	12.4		7.4	ns
		XC4010E		17.5		14.0		12.6		7.8	ns
		XC4013E		18.0		14.4	l	13.0		9.0	ns
		XC4020E		20.8		15.6		14.0		9.5	ns
		XC4025E		20.8		15.6		14.0		-	ns
Propagation Delays											Navione Statemen
Clock (IK) to I1, I2 (flip-flop)	TIKRI	All devices		5.6		2.8		2.8		2.7	ns
Clock (IK) to I1, I2											1
(latch enable, active Low)	TIKLI	All devices		6.2		4.0		3.9		3.2	ns
Hold Times (Note 1)				1000				Nes			
Pad to Clock (IK), no delay	TIKPI	All devices	0		0		0		0		ns
with delay	TIKPID	All devices	0		0		0		0		ns
Clock Enable (EC) to Clock (IK),											i
no delay	TIKEC	All devices	1.5		1.5		0.9		0		ns
with delay	TIKECD	All devices	0		0		0		0	L	ns
										and the same	

Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pullup (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

XC4000E IOB Input Switching Characteristic Guidelines (continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

	Speed G	irade	-	4	-	3	-	2	-1		Units
Description	Symbol	Device	Min	Max	Min	Max	Min	Max	Min	Max	Units
Setup Times (TTL inputs)					11					1.0	
Pad to Clock (IK), no delay	T _{PICK}	All devices	4.0		2.6		2.0		1.5		ns
with delay	TPICKD	XC4003E	10.9		8.2	1	6.0		4.8		ns
		XC4005E	10.9		8.7	1	6.1		5.1		ns
		XC4006E	10.9		9.2		6.2		5.8		ns
		XC4008E	11.1		9.6		6.3		5.8		ns
		XC4010E	11.3]	9.8		6.4		6.0		ns
		XC4013E	11.8		10.2	ľ	7.9		7.6		ns
		XC4020E	14.0	!	11.4	•	9.4		8.2		ns
		XC4025E	14.0		11.4		10.0				ns
Setup Time (CMOS Inputs)			1.76	4.4	-417		111	101		, i	
Pad to Clock (IK), no delay	TPICKC	All devices	6.0	l	3.3		2.4		2.4		ns
with delay	TPICKDC	XC4003E	12.0		8.8		6.9		5.3		ns
		XC4005E	12.0		9.7		8.0		5.6		ns
		XC4006E	12.3		9.9		8.1		6.3		ns
		XC4008E	12.8		10.3		8.2		6.3		ns
		XC4010E	13.0		10.5		8.3		6.5		ns
		XC4013E	13.5		10.9		10.0		7.9		ns
		XC4020E	16.0		12.1		12.1		8.1		ns
		XC4025E	16.0		12.1	NS make a sound confi	12.1		-		ns
(TTL or CMOS)				7			1, 1			t ale	J. B. B.
Clock Enable (EC) to Clock											
(IK), no delay	TECIK	All devices	3.5		2.5		2.1		1.5		ns
with delay	TECIKD	XC4003E	10.4		8.1	}	4.3		4.3		ns
		XC4005E	10.4		8.5	l	5.6		5.0		ns
		XC4006E	10.4		9.1	1	6.7		6.0		ns
		XC4008E	10.4		9.5	1	6.9		6.0		ns
		XC4010E	10.7		9.7		7.1		6.5		ns
		XC4013E XC4020E	11.1		10.1	Ĭ	9.0 10.6		8.0 9.0		ns
		XC4020E XC4025E	14.0		11.3		11.0		9.0		ns ns
Giobal Set/Reset (Note 3)		704023E	17.0		11.3	a bio di Ali	11.0				110
Delay from GSR net	T _{RRI}			12.0		7.8		6.8		6.8	ns
through Q to I1, I2	'RRI			12.0		7.5		0.0	I	0.6	113
GSR width	T		13.0		11.5		11.5		10.0		ns
GSR inactive to first active	T _{MRW}		10.0		' '.3		' ' ' '		10.0		113
Clock (IK) edge	'MRI								I		
Ciock (iiv) edge		1			<u> </u>	<u> </u>			Mointen	er - Sento-Astanog	

Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Note 3: Timing is based on the XC4005E. For other devices see the XACT timing calculator.



XC4000E IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Speed	d Grade -4		4	-	3	_	-2		1	l lmite
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (TTL Output Levels)										
Clock (OK) to Pad, fast	TOKPOF		7.5		6.5		4.5		3.0	ns
slew-rate limited	TOKPOS		11.5		9.5		7.0		5.0	ns
Output (O) to Pad, fast	T _{OPF}		8.0		5.5		4.8		3.2	ns
slew-rate limited	T _{OPS}		12.0		8.5		7.3		5.2	ns
3-state to Pad hi-Z (slew-rate independent)	T _{TSHZ}		5.0		4.2		3.8		3.0	ns
3-state to Pad active										
and valid, fast	T _{TSONF}		9.7		8.1		7.3		6.8	ns
slew-rate limited	TTSONS		13.7		11.1		9.8		8.8	ns
Propagation Delays (CMOS Output Levels)					n (
Clock (OK) to Pad, fast	TOKPOFC		9.5	l	7.8		7.0		4.0	ns
slew-rate limited			13.5		11.6		10.4		7.0	ns
Output (O) to Pad, fast	TOPFC		10.0		9.7		8.7		4.0	ns
slew-rate limited	TOPSC		14.0		13.4		12.1		6.0	ns
3-state to Pad hi-Z	T _{TSHZC}		5.2	}	4.3		3.9		3.9	ns
(slew-rate independent)	· ISHZC		0.2	ļ	,		0.0		0.0	'
3-state to Pad active		ł		{						[
and valid, fast	TTSONFC		9.1		7.6		6.8		6.8	ns
slew-rate limited	TTSONSC		13.1		11.4		10.2		8.8	ns
					•			Maria de la como de la		

Note 1: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

XC4000E IOB Output Switching Characteristic Guidelines (continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values apply to all XC4000E devices unless otherwise noted.

Speed	Grade	-	4	-	3	-	2	-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Setup and Hold										
Output (O) to clock (OK) setup time	Тоок	5.0		4.6		3.8		2.3		ns
Output (O) to clock (OK) hold time	Токо	0		0		0		0		ns
Clock Enable (EC) to clock (OK) setup	T _{ECOK}	4.8		3.5		2.7		2.0		ns
Clock Enable (EC) to clock (OK) hold	TOKEC	1.2		1.2		0.5		0		ns
Clock						111	and products	100	C. C.	1
Clock High Clock Low	T _{CH} T _{CL}	4.5 4.5		4.0 4.0		4.0 4.0			3.0 3.0	ns ns
Global Set/Reset (Note 3)										- 1 1 4
Delay from GSR net to Pad GSR width GSR inactive to first active clock (OK) edge	T _{RPO} T _{MRW} T _{MRO}	13.0	15.0	11.5	11.8	11.5	8.7		7.0	ns ns
· · · · · ·						•		No.	v 4,26 - 2	

Note 1: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pullup (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Note 3: Timing is based on the XC4005E. For other devices see the XACT timing calculator.



XC4000E Boundary Scan (JTAG) Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements. For more detailed, more precise, and more up-to-date information, use the values provided by the XACT timing calculator and used in the simulator. These values can be printed in tabular format by running LCA2XNF -S.

The following guidelines reflect worst-case values over the recommended operating conditions. They are expressed in units of nanoseconds and apply to all XC4000E devices unless otherwise noted.

Speed	Grade	-	4	-	-3 -2		2	-1		11-10-
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Setup and Hold		5 3 2 3	2.40							
Input (TDI) to clock (TCK) setup time	T _{TDITCK}	30.0		30.0		30.0		20.0		ns
Input (TDI) to clock (TCK) hold time	T _{TCKTDI}	0		0		0		0		ns
Input (TMS) to clock (TCK) setup time	T _{TMSTCK}	15.0		15.0		15.0		10.0		ns
Input (TMS) to clock (TCK) hold time	Ттсктмѕ	0		0		0	'	0		ns
Propagation Delay										
Clock (TCK) to Pad (TDO)	T _{TCKPO}		30.0		30.0		30.0		20.0	ns
Clock			1411							
Clock (TCK) High	T _{TCKH}	5.0		5.0		5.0	and the second of the second of the second	4.0		ns
Clock (TCK) Low	TTCKL	5.0		5.0		5.0		4.0		ns
F _{MAX} (MHz)	_									
	F _{MAX}		15.0		15.0		15.0		25.0	ns
									or ourse see	

- Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.
- Note 2: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.
- Note 3: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Device-Specific Pinout Tables

Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations..

Pin Locations for XC4003E Devices

XC4003E Pad Name	PC84	PQ100	VQ100	PG120	Bndry Scan
VCC	P2	P92	P89	G3	-
I/O (A8)	P3	P93	P90	G1	32
I/O (A9)	P4	P94	P91	F1	35
1/0	-	P95	P92	E1	38
1/0	-	P96	P93	F2	41
I/O (A10)	P5	P97	P94	F3	44
I/O (A11)	P6	P98	P95	D1	47
I/O (A12)	P7	P99	P96	C1	50
I/O (A13)	P8	P100	P97	D2	53
I/O (A14)	P9	P1	P98	C2	56
I/O, SGCK1 (A15)	P10	P2	P99	D3	59
VCC	P11	P3	P100	C3	
GND	P12	P4	P1	C4	
I/O, PGCK1 (A16)	P13	P5	P2	B2	62
I/O (A17)	P14	P6	P3	B3	65
VO, TDI	P15	P7	P4	C5	68
VO, TCK	P16	P8	P5	B4	71
VO, TMS	P17	P9	P6	B5	74
	P17			A4	
1/0		P10	P7		77
1/0	<u> </u>			C6	80
1/0		P11	P8	A5	83
1/0	P19	P12	P9	B6	86
1/0	P20	P13	P10	A6	89
GND	P21	P14	P11	B7	
VCC	P22	P15	P12	C7	-
1/0	P23	P16	P13	A7	92
1/0	P24	P17	P14	8A	95
1/0	-	P18	P15	A9	98
1/0	-			B8	101
1/0	P25	P19	P16	C8	104
1/0	P26	P20	P17	A10	107
1/0	P27	P21	P18	B9	110
1/0	-	P22	P19	A11	113
1/0	P28	P23	P20	C9	116
I/O, SCGK2	P29	P24	P21	A12	119
O (M1)	P30	P25	P22	B11	122
GND	P31	P26	P23	C10	-
I (MO)	P32	P27	P24	C11	125
VCC	P33	P28	P25	D11	-
1 (M2)	P34	P29	P26	B12	126
I/O. PGCK2	P35	P30	P27	C12	127
I/O (HDC)	P36	P31	P28	A13	130
1/0	100	P32	P29	D12	133
1/O (LDC)	P37	P33	P30	C13	136
1/0 (150)	P38	P34	P31	E12	139
1/0	P39	P35	P32	D13	142
1/O	F 38	P35	P32	F11	145
1/O	 	P37	P34	E13	148
	P40	P37	P34 P35	F12	151
1/0	P40	P38	P35	F13	154
I/O (INIT)		P39 P40		G12	154
VCC	P42		P37		
GND	P43	P41	P38	G11	457
1/0	P44	P42	P39	G13	157
1/0	P45	P43	P40	H13	160
1/0	<u> </u>	P44	P41	J13	163
1/0	<u> </u>	P45	P42	H12	166
1/0	P46	P46	P43	H11	169

XC4003E Pad Name	PC84	PQ100	VQ100	PG120	Bndry Sca
VO	P47	P47	P44	K13	172
1/0	P48	P48	P45	J12	175
1/0	P49	P49	P46	L13	178
1/0	P50	P50	P47	M13	181
I/O, SGCK3	P51	P51	P48	L12	184
GND	P52	P52	P49	K11	
DONE	P53	P53	P50	L11	
VCC	P54	P54	P51	L10	-
PROGRAM	P55	P55	P52	M12	-
I/O (D7)	P56	P56	P53	M11	187
I/O, PGCK3	P57	P57	P54	N13	190
I/O (D6)	P58	P58	P55	M10	193
1/0	-	P59	P56	N11	196
I/O (D5)	P59	P60	P57	M9	199
I/O (CSO)	P60	P61	P58	N10	202
1/0	-	P62	P59	L8	205
1/0	-	P63	P60	N9	208
I/O (D4)	P61	P64	P61	M8	211
1/0	P62	P65	P62	N8	214
vcc	P63	P66	P63	M7	-
GND	P64	P67	P64	L7	-
I/O (D3)	P65	P68	P65	N7	217
I/O (RS)	P66	P69	P66	N6	220
1/0	-	P70	P67	N5	223
1/0	-		-	M6	226
I/O (D2)	P67	P71	P68	L6	229
1/0	P68	P72	P69	N4	232
I/O (D1)	P69	P73	P70	M5	235
I/O (RCLK, RDY/BUSY)	P70	P74	P71	N3	238
I/O (D0, DIN)	P71	P75	P72	N2	241
I/O, SGCK4 (DOUT)	P72	P76	P73	M3	244
CCLK	P73	P77	P74	L4	-
VCC	P74	P78	P75	L3	-
O, TDO	P75	P79	P76	M2	0
GND	P76	P80	P77	КЗ	-
I/O (A0, WS)	P77	P81	P78	L2	2
I/O, PGCK4 (A1)	P78	P82	P79	N1	5
I/O (CS1, A2)	P79	P83	P80	K2	8
I/O (A3)	P80	P84	P81	L1	11
I/O (A4)	P81	P85	P82	J2	14
I/O (A5)	P82	P86	P83	K1	17
1/0	-	P87	P84	Н3	20
1/0	-	P88	P85	J1	23
I/O (A6)	P83	P89	P86	H2	26
I/O (A7)	P84	P90	P87	H1	29
GND	P1	P91	P88	G2	-

Additional XC4003E Package Pins

PG120

	N.C. Pins											
A1	A2	A3	B1	B10	B13							
E2	E3	E11	J3	J11	K12							
L5	L9	M1	M4	N12	-							
5/5/97												



Pin Locations for XC4005E/XL Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC4000 Series data sheet for availability information.

XC4005E/XL Pad Name	PC 84	PQ 100	VQ 100††	TQ 144	PG 156†	PQ 160	PQ 208	Bndry Scan
VCC	P2	P92	P89	P128	H3	P142	P183	Scali
I/O (A8)	P3	P93	P90	P129	H1	P143	P184	44
I/O (A8)	P4	P94	P91	P130	G1	P144	P185	47
I/O (A19) ††	-	P95	P92	P131	G2	P145	P186	50
I/O (A18) ††	-	P96	P93	P132	G3	P146	P187	53
	P5	P97	P94	P133	F1	P147	P190	56
I/O (A10)	P6	P98	P95	P134	F2	P148	P190	59
I/O (A11) I/O	_		F95	P135	E1	P149	P191	62
1/0	-	•	<u> </u>	P136	E2	P150	P192	65
GND		<u> </u>	-	P137	F3	P151	P194	
	- P7	- P99	P96	P137	E3	P154	P194	68
I/O (A12)	P8		P97	_	C1			71
I/O (A13)		P100		P139		P155	P200	
1/0	-	•	-	P140	C2	P156	P201 P202	74
1/0		-	-	P141	D3	P157		77
I/O (A14)	P9	P1	P98	P142	B1	P158	P203	80
I/O, SGCK1 †, GCK8 †† (A15)	P10	P2	P99	P143	B2	P159	P204	83
VCC	P11	P3	P100	P144	C3	P160	P205	-
GND	P12	P4	P1	P1	C4	P1	P2	لــــــــا
I/O, PGCK1†, GCK1†† (A16)	P13	P5	P2	P2	B3	P2	P4	86
I/O (A17)	P14	P6	P3	P3	A1	P3	P5	89
1/0	-	-	-	P4	A2	P4	P6	92
1/0	-	<u> </u>	•	P5	C5	P5	P7	95
I/O, TDI	P15	P7	P4	P6	B4	P6	P8	98
I/O, TCK	P16	P8	P5	P7	A3	P7	P9	101
GND		-	-	P8	C6	P10	P14	-
I/O	-	-		P9	B5	P11	P15	104
1/0	-	-		P10	B6	P12	P16	107
I/O, TMS	P17	P9	P6	P11	A5	P13	P17	110
1/0	P18	P10	P7	P12	C7	P14	P18	113
1/0	-	-	-	P13	B7	P15	P21	116
1/0	-	P11	P8	P14	A6	P16	P22	119
1/0	P19	P12	P9	P15	A7	P17	P23	122
1/0	P20	P13	P10	P16	A8	P18	P24	125
GND	P21	P14	P11	P17	C8	P19	P25	•
VCC	P22	P15	P12	P18	B8	P20	P26	•
1/0	P23	P16	P13	P19	C9	P21	P27	128
1/0	P24	P17	P14	P20	B9	P22	P28	131
1/0	-	P18	P15	P21	A9	P23	P29	134
1/0	-	-		P22	B10	P24	P30	137
I/O	P25	P19	P16	P23	C10	P25	P33	140
1/0	P26	P20	P17	P24	A10	P26	P34	143
1/0	-	-	-	P25	A11	P27	P35	146
1/0	-	· ·	-	P26	B11	P28	P36	149
GND	-	-	-	P27	C11	P29	P37	-
1/0	P27	P21	P18	P28	B12	P32	P42	152
I/O	-	P22	P19	P29	A13	P33	P43	155
I/O	-	-	-	P30	A14	P34	P44	158
I/O	-	-		P31	C12	P35	P45	161
1/0	P28	P23	P20	P32	B13	P36	P46	164
I/O, SCGK2 †, GCK2 ††	P29	P24	P21	P33	B14	P37	P47	167
O (M1)	P30	P25	P22	P34	A15	P38	P48	170
GND	P31	P26	P23	P35	C13	P39	P49	-
I (MO)	P32	P27	P24	P36	A16	P40	P50	173
VCC	P33	P28	P25	P37	C14	P41	P55	-
I (M2)	P34	P29	P26	P38	B15	P42	P56	174
	P35	P30	P27	P39	B16	P43	P57	175
IVO, POURZ T		. 50	• ==-				-	
I/O, PGCK2 †, GCK3 ††								
GCK3 ††	P36	P31	P28	P40	D14	P44	P58	178
GCK3 †† I/O (HDC)	P36	P31	P28		D14 C15	P44 P45	P58 P59	
GCK3 †† I/O (HDC) I/O	-	P31	-	P41	C15	_	P59	181
GCK3 †† I/O (HDC)	P36		P28 - - P29			P45		

Part Name 84 100 100 144 156 160 208 Scale 100 100 1. 1. 1. 1. 1.	XC4005E/XL	PC	PQ	VQ	TQ	PG	PQ	PQ	Bndry
NO	Pad Name	84	100	100††	144	156†	160	208	Scan
		<u> </u>					_	_	-
		<u> </u>		-				_	
		-	-	-			·	_	
		_							
		_							_
		<u> </u>							
VO (NIT)		ļ						_	
VCC P42 P40 P37 P54 H14 P60 P78 - GND P43 P41 P88 P55 J14 P61 P79 - I/O P44 P42 P29 P56 J15 P62 P80 217 I/O P45 P43 P40 P57 J16 P63 P81 220 I/O - P44 P41 P58 K16 P66 P82 223 I/O - P46 P42 P59 K15 P66 P86 P82 223 I/O P47 P47 P44 P61 L16 P66 P86 229 I/O P47 P47 P44 P61 L16 P66 P88 235 I/O P47 P44 P44 P61 L14 P70 P90 - I/O P48 P48 P45 P65 P16 P73					_				211
GND P43 P41 P38 P55 J14 P61 P79 - 1/O P44 P42 P39 P56 J15 P62 P80 217 1/O P45 P43 P40 P57 J16 P63 P81 220 1/O - P45 P43 P40 P57 J16 P63 P81 220 1/O - P45 P42 P59 K16 P64 P82 233 1/O P46 P46 P43 P60 K14 P66 P86 229 1/O P47 P47 P47 P44 P61 L16 P67 P87 232 1/O P62 M16 P68 P88 235 1/O P62 M16 P68 P88 235 1/O P64 P48 P45 P65 P16 P73 P97 232 1/O P64 P46 P63 M14 P70 P90 - 1/O P48 P48 P48 P45 P66 M14 P70 P90 - 1/O P48 P49 P46 P66 M14 P70 P90 241 1/O P49 P49 P46 P66 M14 P77 P99 241 1/O P68 P15 P76 P98 250 1/O P68 P15 P76 P98 250 1/O P68 P15 P76 P98 250 1/O P68 P15 P76 P98 250 1/O P50 P50 P47 P69 N14 P77 P99 253 1/O SQCK3†, P51 P51 P48 P70 P16 P78 P100 256 GND P52 P52 P49 P71 P14 P79 P101 - DONE P53 P53 P50 P72 R15 P80 P103 - VCC P54 P54 P51 P73 P15 P80 P103 - VCC P54 P54 P51 P73 P15 P80 P103 - VCO P60K3†, P57 P57 P54 P76 P78 P11 265 1/O (D7) P56 P56 P58 P58 P75 P16 P88 P110 262 1/O (D6) P59 P58 P58 P58 P79 T16 P88 P110 262 1/O (D6) P59 P58 P58 P58 P79 T14 P87 P111 265 1/O (D7) P59 P58 P58 P58 P79 T14 P87 P111 265 1/O (D7) P59 P58 P58 P58 P79 T14 P87 P113 271 1/O - P78 P58 P58 P58 P59 P79 T14 P87 P113 271 1/O - P78 P58 P58 P58 P59 P79 T14 P87 P113 271 1/O - P78 P59 P58 P58 P59 P79 T14 P87 P113 271 1/O - P62 P59 P58 P58 P59 P88 P11 P98 P110 262 1/O (D6) P59 P60 P57 P84 P11 P91 P11 P91 P119 - 1/O - P62 P59 P58 P58 P59 P88 P99 P99 P129 229 1/O (D6) P59 P60 P67 P84 P110 P94 P122 283 1/O (D7) P69 P68 P68 P68 P69 P69 P69 P99 P99 P129 298 1/O (D7) P69 P68 P68 P68 P69 P69 P69 P69 P69 P130 P133 304 1/O (D7) P69 P69 P69 P69 P69 P99 P99 P129 298 1/O (D8) P69 P69 P68 P69 P69 P69 P99 P99 P129 P130 P130 P130 P100 P130 P100 P130 P100 P130 P13									214
			_					P78	-
		P43	P41	P38	P55	J14	P61	P79	-
		P44	P42	P39	P56	J15	P62	P80	217
	1/0	P45	P43	P40	P57	J16	P63	P81	220
	1/0	I	P44	P41	P58	K16	P64	P82	223
	1/0	T -	P45	P42	P59	K15	P65	P83	226
	1/0	P46	P46	P43	P60	K14	P66	P86	229
	1/0	P47	P47	P44	P61	L16	P67	P87	232
	1/0	-	-	-	P62	M16	P68	P88	235
	I/O	Τ-	-	- 1	P63	L15	P69	P89	238
	GND	-	-		P64	L14	P70	P90	-
		P48	P48	P45	P65		_		241
	1/0	P49	P49	P46	P66	M14	P74	P96	244
	1/0	1 -	-	-	P67	N15	P75	P97	247
	I/O	1 -	-	-	P68	P15	P76	P98	250
		P50	P50	P47					
GCK4 †† GND P52 P52 P49 P71 P14 P79 P101 - DONE P53 P53 P50 P72 R15 P80 P103 - VCC P54 P54 P51 P73 P13 P81 P106 - PROGRAM P55 P55 P52 P74 R14 P82 P108 - I/O (D7) P56 P56 P56 P53 P75 T16 P83 P109 259 I/O (PGK3†, GCK5†† I/O P77 R13 P85 P111 265 I/O P78 P12 P86 P112 268 I/O (D6) P58 P58 P55 P59 P79 T14 P87 P113 271 I/O P81 P11 P91 P119 - I/O P82 R11 P92 P120 277 I/O P83 T11 P93 P121 280 I/O (D5) P59 P60 P57 P84 T10 P94 P122 283 I/O (C\$0) P60 P61 P58 P85 P85 P10 P95 P123 286 I/O (C\$0) P60 P61 P58 P86 R10 P96 P126 289 I/O (D6) P61 P64 P61 P88 R9 P98 P128 295 I/O P62 P65 P62 P89 P9 P99 P129 298 I/O (D6) P64 P61 P88 R9 P98 P128 295 I/O P62 P65 P66 P63 P90 R8 P100 P130 - I/O P62 P65 P66 P63 P90 R8 P100 P130 - I/O P62 P65 P66 P63 P90 P87 P89 P100 P130 - I/O P62 P65 P66 P63 P90 P8 P90 P129 298 I/O P64 P61 P64 P61 P88 R9 P98 P128 295 I/O P65 P66 P68 P66 P63 P90 P8 P100 P130 - I/O P62 P65 P66 P63 P90 P8 P100 P130 - I/O P64 P67 P64 P91 P8 P101 P131 - I/O P65 P68 P66 P63 P90 P8 P100 P130 - I/O P66 P68 P66 P63 P90 P8 P100 P130 - I/O P67 P68 P68 P66 P93 T7 P103 P133 304 I/O P68 P68 P68 P66 P93 T7 P103 P133 304 I/O P68 P68 P68 P66 P93 T7 P103 P133 304 I/O P68 P68 P68 P66 P93 T7 P106 P133 313 I/O P68 P77 P68 P66 P7 P106 P138 313 I/O P68 P77 P69 P71 P68 P66 P70 P106 P138 313 I/O P68 P77 P100 P68 P100 P141 32 - I/O P60 P77 P78 P79 P79 P79 P110 P141 32- I/O P60 P79 P79 P79 P79 P79 P101 P131 P142 - I/O P60 P79 P79 P79 P79 P99 P149 P141 325 I/O P60 P61 P69 P73 P70 P101 T3 P113 P147 325 I/O P6CK, P070 P74 P79 P70 P101 T3 P113 P147 325 I/O P6CK, P070 P74 P71 P102 P5 P114 P148 328 I/O P6CK, P070 P74 P71 P102 P5 P114 P148 328 I/O P6CK, P070 P74 P71 P102 P5 P114 P148 328		_	_						
GND	,			' '	' ' '		' ' '		2.00
DONE		P52	P52	P49	P71	P14	P79	P101	-
VCC P54 P54 P51 P73 P13 P81 P106 - PROGRAM P55 P55 P52 P74 R14 P82 P108 - I/O (D7) P56 P56 P53 P75 T16 P83 P109 259 I/O, P6CK3†, GCK5†† P57 P57 P54 P76 T15 P84 P110 262 I/O - - - P77 R13 P85 P111 265 I/O - - - P77 R13 P85 P111 265 I/O - - P78 P12 P86 P112 268 I/O - - P59 P56 P80 T13 P88 P112 268 I/O - - P59 P56 P80 T13 P88 P112 271 I/O - - P52 P56 P80 T1		_							-
PROGRAM P55 P55 P52 P74 R14 P82 P108 - I/O (D7) P56 P56 P53 P75 T16 P83 P109 259 I/O (PGCK3†) P57 P57 P54 P76 T15 P84 P110 262 GCKS†† P57 P57 P54 P76 T15 P84 P110 262 GCKS†† P60 P58 P58 P58 P58 P179 R13 P85 P111 265 I/O - - P78 P12 P86 P112 288 I/O - P59 P56 P80 T13 P88 P114 274 GND - - P81 P11 P91 P113 271 I/O - - P82 R80 T11 P93 P114 274 GND - P59 P60 P57 P84 T10			P54					P106	-
			_		_				
		_							
GCKS†† I/O P77 R13 P85 P111 265 I/O P78 P12 P86 P112 268 I/O I/O P78 P12 P86 P112 268 I/O I/O - P59 P56 P80 T13 P88 P114 274 I/O - P59 P56 P80 T13 P88 P114 274 I/O P81 P11 P91 P119 - I/O P82 R11 P92 P120 277 I/O P83 T11 P93 P121 280 I/O I/O P83 T11 P93 P121 280 I/O I/O P83 T11 P93 P121 280 I/O I/O P83 T11 P93 P121 280 I/O I/O P83 P60 P57 P84 T10 P94 P122 283 I/O I/O - P62 P59 P60 P67 P84 P10 P95 P123 286 I/O - P62 P59 P60 P67 T9 P97 P127 292 I/O I/O - P63 P66 P61 P68 R9 P9 P99 P129 298 I/O I/O - P63 P66 P63 P60 P67 T9 P97 P127 292 I/O I/O - P63 P66 P63 P64 P91 P8 P100 P130 - I/O I/O - P63 P66 P63 P64 P91 P8 P101 P131 - I/O I/O - P65 P68 P65 P92 T8 P102 P132 301 I/O I/O - P70 P67 P94 T6 P104 P134 307 I/O - P70 P67 P94 T6 P104 P134 307 I/O - P67 P71 P68 P96 P7 P106 P135 310 I/O - P67 P71 P68 P96 P7 P106 P135 310 I/O - P69 P71 P68 P96 P7 P106 P135 313 I/O - P69 P71 P68 P96 P7 P100 P131 31 I/O - P69 P71 P68 P96 P7 P100 P131 31 I/O - P69 P71 P68 P96 P7 P100 P131 31 I/O - P69 P71 P68 P96 P7 P100 P135 310 I/O - P69 P71 P68 P96 P7 P100 P135 310 I/O - P69 P71 P68 P96 P7 P100 P135 313 I/O - P69 P71 P68 P96 P7 P100 P131 31 I/O - P69 P73 P70 P101 T3 P113 P147 325 I/O I/O - P70 P64 P71 P100 P6 P110 P141 32 I/O - P70 P71 P71 P100 P6 P110 P141 32 I/O I/O - P70 P71 P71 P100 P6 P110 P141 32 I/O I/O - P70 P71 P71 P100 P6 P110 P141 32 I/O I/O - P70 P71 P71 P100 P6 P110 P141 32 I/O I/O - P70 P71 P71 P100 P6 P110 P141 32 I/O I/O - P70 P71 P71 P100 P6 P110 P142 - I/O I/O - P70 P71 P71 P100 P6 P110 P141 32 I/O I/O - P70 P71 P71 P100 P6 P110 P142 - I/O I/O - P70 P71 P71 P100 P6 P110 P142 - I/O I/O - P70 P71 P71 P100 P6 P110 P142 - I/O I/O - P70 P70 P71 P100 P6 P110 P141 32 I/O I/O - P70 P70 P70 P70 P101 T3 P113 P147 325									
		1.0	,						
		T-	-	-	P77	R13	P85	P111	265
		-	-	-	P78	P12	P86	P112	
		P58	P58	P55					
GND P81 P11 P91 P119 VO P82 R11 P92 P120 277 P100 P100 P59 P60 P57 P84 T10 P93 P121 280 P10 (CS0) P60 P61 P58 P85 P10 P95 P123 286 P10 P95 P60 P61 P58 P85 P10 P95 P123 286 P10 P95 P123 286 P10 P95 P123 P121 P100 P126 289 P100 P126 P126 289 P100 P126 P126 289 P100 P126 P126 P126 P126 P126 P126 P126 P126		_							
		-		_					
		 		-	_		_		277
		+							
		Psq	P60	P57					
									-
		1	_						
		+	_						
VCC P63 P66 P63 P90 R8 P100 P130 - GND P64 P67 P64 P91 P8 P101 P131 - I/O (D3) P65 P68 P65 P92 T8 P102 P132 301 I/O (RS) P66 P69 P66 P69 P66 P93 T7 P103 P133 304 I/O - - P70 P67 P94 T6 P104 P134 307 I/O - - - P95 R7 P105 P135 310 I/O (D2) P67 P71 P68 P96 P7 P106 P138 313 I/O P68 P72 P69 P97 T5 P107 P139 316 I/O - - - P98 R6 P108 P140 914 329 I/O - - P99<				-					
GND									
I/O (D3)									-
I/O (RS)									201
		_	-						
I/O		P06							
I/O (D2)		-	P/0	P6/			_		
		-		-					
I/O									
/O									
GND P100 P6 P110 P142 P100 P6 P110 P142 P100 P6 P110 P142 P147 P147 P148 P147 P148 P147 P148 P148 P148 P148 P148 P148 P148 P148					_				
I/O (D1) P69 P73 P70 P101 T3 P113 P147 325 I/O (RCLK, P70 P74 P71 P102 P5 P114 P148 328 RDY/BUSY) P0 P103 R4 P115 P149 331 I/O P103 P104 P105 P104 P106 P107 P108 P109 P109 </td <td></td> <td>+</td> <td> </td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>322</td>		+	 	 					322
I/O (RCLK, RDY/BUSY) P70 P74 P71 P102 P5 P114 P148 328 I/O - - - P103 R4 P115 P149 331 I/O - - - P104 R3 P116 P150 334		_							
RDY/BUSY)		_			_				
I/O P103 R4 P115 P149 331 I/O - P104 R3 P116 P150 334		P70	P74	P71	P102	P5	P114	P148	328
I/O P104 R3 P116 P150 334				<u> </u>	L	<u> </u>			
		 	<u> </u>	ļ					
I/O (D0, DIN) P71 P75 P72 P105 P4 P117 P151 337		-		1	-	_	_		_
	I/O (D0, DIN)	P71	P75	P72	P105	P4	P117	P151	337

XC4005E/XL	PC	PQ	VQ	TQ	PG	PQ	PQ	Bndry
Pad Name	84	100	100++	144	156†	160	208	Scan
I/O, SGCK4 †,	P72	P76	P73	P106	T2	P118	P152	340
GCK6 †† (DOUT)								
CCLK	P73	P77	P74	P107	R2	P119	P153	
VCC	P74	P78	P75	P108	P3	P120	P154	-
O, TDO	P75	P79	P76	P109	T1	P121	P159	0
GND	P76	P80	P77	P110	N3	P122	P160	-
I/O (A0, WS)	P77	P81	P78	P111	R1	P123	P161	2
I/O, PGCK4 †,	P78	P82	P79	P112	P2	P124	P162	5
GCK7 †† (A1)								
1/0	-	•		P113	N2	P125	P163	8
1/0	-	•	•	P114	MЗ	P126	P164	11
I/O (CS1, A2)	P79	P83	P80	P115	Ρî	P127	P165	14
I/O (A3)	P80	P84	P81	P116	N1	P128	P166	17
GND	-	-		P118	L3	P131	P171	- -
1/0	•		•	P119	12	P132	P172	20
1/0	-	•	-	P120	L1	P133	P173	23
I/O (A4)	P81	P85	P82	P121	КЗ	P134	P174	26
I/O (A5)	P82	P86	P83	P122	K2	P135	P175	29
I/O (A21) ††	-	P87	P84	P123	K1	P137	P178	32
I/O (A20) ††	-	P88	P85	P124	JΊ	P138	P179	35
I/O (A6)	P83	P89	P86	P125	J2	P139	P180	38
I/O (A7)	P84	P90	P87	P126	JЗ	P140	P181	41
GND	P1	P91	P88	P127	H2	P141	P182	-

6/10/97 † = E only †† = XL only

Additional XC4005E/XL Package Pins

TQ144

	N.C. Pins										
P117	-	-	-	-	-						
5/5/97	•										

PG156

	N.C. Pins									
A4	A12	D1	D2	D16	E15					
M1	M2	M15	N16	PI5	R12					
T12	-	-			-					
5/5/97										

PQ160

	N.C. Pins									
P8	P9	P30	P31	P49	P50					
P71	P72	P89	P90	P111	P112					
P129	P130	P136	P152	P153	-					
6/16/97	1 100	1 100	1100	1 100	_					

PQ208

	N.C. Pina											
P1	P3	P10	P11	P12	P13							
P19	P20	P31	P32	P38	P39							
P40	P41	P51	P52	P53	P54							
P63	P64	P65	P66	P72	P73							
P84	P85	P91	P92	P93	P94							
P102	P104	P105	P107	P115	P116							
P117	P118	P124	P125	P136	P137							
P143	P144	P145	P146	P155	P156							
P157	P158	P167	P168	P169	P170							
P176	P177	P188	P189	P195	P196							
P197	P198	P206	P207	P208								

6/5/97

Pin Locations for XC4006E Devices

XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
VCC	P2	P128	НЗ	P142	P183	-
I/O (A8)	P3	P129	H1	P143	P184	50
I/O (A9)	P4	P130	G1	P144	P185	53
1/0	-	P131	G2	P145	P186	56
1/0		P132	G3	P146	P187	59
I/O (A10)	P5	P133	F1	P147	P190	62
I/O (A11)	P6	P134	F2	P148	P191	65
VO	-	P135	E1	P149	P192	68
1/0	-	P136	E2	P150	P193	71
GND	· -	P137	F3	P151	P194	-
I/O	-	-	D1	P152	P197	74
1/0	-	-	D2	P153	P198	77
I/O (A12)	P7	P138	E3	P154	P199	80
I/O (A13)	P8	P139	C1	P155	P200	83
1/0	-	P140	C2	P156	P201	86
1/0	-	P141	D3	P157	P202	89
I/O (A14)	P9	P142	B1	P158	P203	92
I/O, SGCK1 (A15)	P10	P143	B2	P159	P204	95
VCC	P11	P144	C3	P160	P205	-
GND	P12	P1	C4	P1	P2	-
I/O, PGCK1 (A16)	P13	P2	B3	P2	P4	98
I/O (A17)	P14	P3	A1	P3	P5	101
1/0	-	P4	A2	P4 '	P6	104
I/O	-	P5	C5	P5	P7	107
I/O, TDI	P15	P6	B4	P6	P8	110
I/O, TCK	P16	P7	A3	P7	P9	113
I/O	-	-	A4	P8	P10	116
I/O	-	-	-	P9	P11	119
GND	-	P8	C6	P10	P14	~

XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
1/0	-	P9	B5	P11	P15	122
1/0	-	P10	B6	P12	P16	125
I/O, TMS	P17	P11	A5	P13	P17	128
1/0	P18	P12	C7	P14	P18	131
1/0	-	P13	B7	P15	P21	134
1/0	T -	P14	A6	P16	P22	137
1/0	P19	P15	A7	P17	P23	140
1/0	P20	P16	A8	P18	P24	143
GND	P21	P17	C8	P19	P25	-
VCC	P22	P18	B8	P20	P26	
1/0	P23	P19	C9	P21	P27	146
1/0	P24	P20	B9	P22	P28	149
1/0	1 -	P21	A9	P23	P29	152
1/0	-	P22	B10	P24	P30	155
1/0	P25	P23	C10	P25	P33	158
1/0	P26	P24	A10	P26	P34	161
1/0	-	P25	A11	P27	P35	164
1/0	-	P26	B11	P28	P36	167
GND	-	P27	C11	P29	P37	-
1/0	T -	-	A12	P30	P40	170
1/0	-	-	-	P31	P41	173
1/0	P27	P28	B12	P32	P42	176
1/0	-	P29	A13	P33	P43	179
1/0	-	P30	A14	P34	P44	182
1/0	-	P31	C12	P35	P45	185
1/0	P28	P32	B13	P36	P46	188
I/O, SCGK2	P29	P33	B14	P37	P47	191
O (M1)	P30	P34	A15	P38	P48	194
GND	P31	P35	C13	P39	P49	



XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
I (MO)	P32	P36	A16	P40	P50	197
VCC	P33	P37	C14	P41	P55	
i (M2)	P34	P38	B15	P42	P56	198
I/O, PGCK2 I/O (HDC)	P35	P39 P40	B16	P43	P57 P58	199 202
1/0 (1100)	P36	P41	C15	P45	P59	202
1/0	+ -	P42	D15	P46	P60	208
1/0	+ -	P43	E14	P47	P61	211
1/O (LDC)	P37	P44	C16	P48	P62	214
1/0	1 .	-	E15	P49	P63	217
1/0		-	D16	P50	P64	220
GND	-	P45	F14	P51	P67	•
I/O	-	P46	F15	P52	P68	223
1/0		P47	£16	P53	P69	226
1/0	P38	P48	F16	P54	P70	229
1/0	P39	P49	G14	P55	P71	232
1/0	-	P50	G15	P56	P74	235
I/O	P40	P51 P52	G16 H16	P57 P58	P75 P76	238 241
I/O (INIT)	P40	P52 P53	H15	P58 P59	P76	241
VCC	P41	P54	H14	P60	P78	-
GND	P43	P55	J14	P61	P79	
1/0	P44	P56	J15	P62	P80	247
1/0	P45	P57	J16	P63	P81	250
1/0		P58	K16	P64	P82	253
I/O		P59	K15	P65	P83	256
I/O	P46	P60	K14	P66	P86	259
I/O	P47	P61	L16	P67	P87	262
1/0	-	P62	M16	P68	P88	265
I/O	-	P63	L15	P69	P89	268
GND	-	P64	L14	P70	P90	-
I/O I/O	+ :	-	N16	P71	P93 P94	271
1/0	P48	P65	M15	P72	P94 P95	274 277
1/0	P49	P66	M14	P74	P96	280
1/0		P67	N15	P75	P97	283
1/0	 .	P68	P15	P76	P98	286
1/0	P50	P69	N14	P77	P99	289
I/O, SGCK3	P51	P70	R16	P78	P100	292
GND	P52	P71	P14	P79	P101	-
DONE	P53	P72	R15	P80	P103	
VCC	P54	P73	P13	P81	P106	-
PROGRAM	P55	P74	R14	P82	P108	•
I/O (D7)	P56	P75	T16	P83	P109	295
I/O, PGCK3	P57	P76	T15	P84	P110	298
1/O 1/O	+ :-	P77	R13	P85 P86	P111 P112	301 304
I/O (D6)	P58	P79	T14	P87	P113	307
I/O (D6)		P80	T13	P88	P114	310
1/0	+ -	-	R12	P89	P115	313
1/0	٠.	-	T12	P90	P116	316
GND	-	P81	P11	P91	P119	-
1/0	-	P82	R11	P92	P120	319
I/O		P83	T11	P93	P121	322
I/O (D5)	P59	P84	T10	P94	P122	325
I/O (CSO)	P60	P85	P10	P95	P123	328
1/0	ļ -	P86	R10	P96	P126	331
1/0	-	P87	T9	P97	P127	334
I/O (D4)	P61	P88	R9	P98	P128	337
VCC	P62	P89 P90	P9 R8	P99 P100	P129 P130	340
GND	P63	P90 P91	P8	P100	P130	
I/O (D3)	P65	P92	T8	P101	P131	343
I/O (RS)	P66	P93	17	P103	P133	346
1			,			U 10

XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
1/0	-	P94	T6	P104	P134	349
0/0	-	P95	R7	P105	P135	352
I/O (D2)	P67	P96	P7	P106	P138	355
1/0	P68	P97	T5	P107	P139	358
1/0	-	P98	R6	P108	P140	361
1/0	-	P99	T4	P109	P141	364
GND		P100	P6	P110	P142	-
1/0	-		R5	P111	P145	367
1/0	-	-	-	P112	P146	370
I/O (D1)	P69	P101	TЗ	P113	P147	373
I/O (RCLK, RDY/BUSY)	P70	P102	P5	P114	P148	376
1/0	-	P103	R4	P115	P149	379
1/0	-	P104	R3	P116	P150	382
I/O (D0, DIN)	P71	P105	P4	P117	P151	385
I/O, SGCK4 (DOUT)	P72	P106	T2	P118	P152	388
CCLK	P73	P107	R2	P119	P153	-
VCC	P74	P108	P3	P120	P154	-
O, TDO	P75	P109	T1	P121	P159	0
GND	P76	P110	N3	P122	P160	-
I/O (A0, WS)	P77	P111	R1	P123	P161	2
I/O, PGCK4 (A1)	P78	P112	P2	P124	P162	5
1/0	-	P113	N2	P125	P163	8
1/0		P114	M3	P126	P164	11
I/O (CS1, A2)	P79	P115	P1	P127	P165	14
I/O (A3)	P80	P116	N1	P128	P166	17
1/0	-	P117	M2	P129	P167	20
1/0	-	-	M1	P130	P168	23
GND	-	P118	L3	P131	P171	-
1/0		P119	L2	P132	P172	26
1/0	-	P120	L1	P133	P173	29
I/O (A4)	P81	P121	КЗ	P134	P174	32
I/O (A5)	P82	P122	K2	P135	P175	35
1/0	-	P123	K1	P137	P178	38
1/0	-	P124	J1	P138	P179	41
I/O (A6)	P83	P125	J2	P139	P180	44
I/O (A7)	P84	P126	J3	P140	P181	47
GND	P1	P127	H2	P141	P182	-

Additional XC4006E Package Pins

PQ160

		N.C. Pins		
P136	-	-	-	-
5/5/97				

PQ208

N.C. Pins									
P1	P3	P12	P13	P19					
P20	P31	P32	P38	P39					
P51	P52	P53	P54	P65					
P66	P72	P73	P84	P85					
P91	P92	P102	P104	P105					
P107	P117	P118	P124	P125					
P136	P137	P143	P144	P155					
P156	P157	P158	P169	P170					
P176	P177	P188	P189	P195					
P196	P206	P207	P208	-					

July 30, 1997 (Version 1.2)

Pin Locations for XC4008E Devices

XC4008E Pad Name	PC84		PG191	PQ208	Bndry Scan
VCC	P2	P142	J4	P183	•
I/O (A8)	P3	P143	J3	P184	56
I/O (A9)	P4	P144	J2	P185	59
1/0	-	P145	J1	P186	62
1/0	+	P146	H1	P187	65
VO	<u> </u>	-	H2	P188	68
VO (440)	- P5	P147	H3 G1	P189 P190	71 74
I/O (A10) I/O (A11)	P6	P147	G2	P190	77
VO (ATT)	-	P149	F1	P192	80
1/0	+ :-	P150	E1	P193	83
GND	+ -	P151	G3	P194	
VO	1 -	P152	C1	P197	86
NO NO	1 -	P153	E2	P198	89
I/O (A12)	P7	P154	F3	P199	92
I/O (A13)	P8	P155	D2	P200	95
1/0	1 -	P156	B1	P201	98
1/0	-	P157	E3	P202	101
I/O (A14)	P9	P158	C2	P203	104
I/O, SGCK1 (A15)	P10	P159	B2	P204	107
VCC	P11	P160	D3	P205	- 111
GND	P12	P1	D4	P2	-
I/O, PGCK1 (A16)	P13	P2	СЗ	P4	110
I/O (A17)	P14	P3	C4	P5	113
1/0	-	P4	B3	P6	116
1/0	-	P5	C5	P7	119
I/O, TDI	P15	P6	A2	P8	122
I/O, TCK	P16	P7	B4	P9	125
1/0	-	P8	C6	P10	128
1/0	-	P9	A3	P11	131
GND	-	P10	C7	P14	
1/0		P11	A4	P15	134
1/0	<u> </u>	P12	A5	P16	137
I/O, TMS	P17	P13	B7	P17	140
1/0	P18	P14	A6	P18	143
1/0	<u> </u>	•	C8	P19	146
1/0	-	-	A7	P20	149
1/0	-	P15	B8	P21	152
1/0	<u> </u>	P16	A8	P22	155
1/0	P19	P17	B9	P23	158
1/0	P20	P18	C9	P24	161
GND	P21	P19	D9	P25	•
VCC	P23	P20 P21	D10 C10	P26 P27	104
I/O I/O	P24	P21	B10	P28	164 167
I/O		P23	A9	P29	170
1/0	+-:	P24	A10	P30	173
1/0	+ -	124	A11	P31	176
1/0	+		C11	P32	179
VO	P25	P25	B11	P33	182
1/0	P26	P26	A12	P34	185
1/0	1	P27	B12	P35	188
1/0	1 -	P28	A13	P36	191
GND	 - -	P29	C12	P37	-
1/0	+	P30	A15	P40	194
1/0	†	P31	C13	P41	197
1/0	P27	P32	B14	P42	200
1/0	1 -	P33	A16	P43	203
1/0	 	P34	B15	P44	206
1/0	-	P35	C14	P45	209
VO	P28	P36	A17	P46	212
I/O, SCGK2	P29	P37	B16	P47	215
O (M1)	P30	P38	C15	P48	218
GND	P31	P39	D15	P49	-
I (M0)	P32	P40	A18	P50	221
VCC	P33	P41	D16	P55	-
I (M2)	P34	P42	C16	P56	222
				P57	

XC4008E Ped Name	PC84	PQ160	PG191	PQ206	Badar Casa
I/O (HDC)	P36	P44	E16	P58	Bndry Scan 226
1/0	1.00	P45	C17	P59	229
1/0	 	P46	D17	P60	232
1/0	<u> </u>	P47	B18	P61	235
I/O (LDC)	P37	P48	E17	P62	238
1/0		P49	F16	P63	241
I/O	· -	P50	C18	P64	244
GND	· -	P51	G16	P67	-
1/0	-	P52	E18	P68	247
I/O		P53	F18	P69	250
1/0	P38	P54	G17	P70	253
1/0	P39	P55	G18	P71	256
1/0	-	-	H16	P72	259
1/0	-	-	H17	P73	262
1/0	-	P56	H18	P74	265
1/0	<u> </u>	P57	J18	P75	268
1/0	P40	P58	J17	P76	271
I/O (INIT)	P41	P59	J16	P77	274
VCC	P42	P60	J15	P78	-
GND I/O	P43	P61 P62	K15	P79	
1/0	P44	P63	K16	P80	277
1/0	P45	P63	K17	P81 P82	280 283
1/0	-	P65	L18	P83	286
1/0			L17	P84	289
1/0		_	L16	P85	292
1/0	P46	P66	M18	P86	295
1/0	P47	P67	M17	P87	298
1/0		P68	N18	P88	301
1/0		P69	P18	P89	304
GND		P70	M16	P90	
1/0	-	P71	T18	P93	307
I/O	•	P72	P17	P94	310
1/0	P48	P73	N16	P95	313
1/0	P49	P74	T17	P96	316
1/0	· _	P75	R17	P97	319
1/0		P76	P16	P98	322
1/0	P50	P77	U18	P99	325
I/O, SGCK3	P51	P78	T16	P100	328
GND	P52	P79	R16	P101	•
DONE	P53	P80	U17	P103	-
PROGRAM	P54 P55	P81 P82	R15 V18	P106 P108	-
I/O (D7)	P56	P83	T15	P109	331
I/O, PGCK3	P57	P84	U16	P110	334
1/0	-	P85	T14	P111	337
1/0	- -	P86	U15	P112	340
I/O (D6)	P58	P87	V17	P113	343
1/0	-	P88	V16	P114	346
1/0	-	P89	T13	P115	349
1/0	-	P90	U14	P116	352
GND		P91	T12	P119	-
1/0	-	P92	U13	P120	355
I/O	-	P93	V13	P121	358
I/O (D5)	P59	P94	U12	P122	361
I/O (CSO)	P60	P95	V12	P123	364
1/0		-	T11	P124	367
1/0	-	-	U11	P125	370
1/0	-	P96	V11	P126	373
1/0		P97	V10	P127	376
I/O (D4)	P61	P98	U10	P128	379
1/0	P62	P99	T10	P129	382
VCC	P63	P100	R10	P130	•
GND	P64	P101	R9	P131	-
I/O (D3)	P65	P102	T9	P132	385
I/O (RS)	P66	P103	U9	P133	388
1/0	-	P104	V9	P134	391
I/O	١ -	P105	V8	P135	394
1/0			U8	P136	397



XC4008E Pad Name	PC84	PQ160	PG191	PQ208	Bndry Scan
I/O	-	-	T8	P137	400
I/O (D2)	P67	P106	V7	P138	403
1/0	P68	P107	U7	P139	406
1/0	T -	P108	V6	P140	409
I/O	T -	P109	U6	P141	412
GND	-	P110	T7	P142	-
I/O	-	P111	U5	P145	415
I/O	-	P112	T6	P146	418
I/O (D1)	P69	P113	V3	P147	421
I/O (RCLK, RDY/BUSY)	P70	P114	V2	P148	424
1/0	-	P115	U4	P149	427
1/0	-	P116	T5	P150	430
I/O (D0, DIN)	P71	P117	U3	P151	433
I/O, SGCK4 (DOUT)	P72	P118	T4	P152	436
CCLK	P73	P119	V1	P153	-
VCC	P74	P120	R4	P154	-
O, TDO	P75	P121	U2	P159	0
GND	P76	P122	R3	P160	-
I/O (A0, WS)	P77	P123	T3	P161	2
I/O, PGCK4 (A1)	P78	P124	U1	P162	5
1/0		P125	P3	P163	8
1/0	-	P126	R2	P164	11
I/O (CS1, A2)	P79	P127	T2	P165	14
I/O (A3)	P80	P128	N3	P166	17
1/0	-	P129	P2	P167	20
1/0		P130	T1	P168	23
GND	-	P131	М3	P171	-
1/0	-	P132	P1	P172	26
1/0	-	P133	N1	P173	29
I/O (A4)	P81	P134	M2	P174	32
I/O (A5)	P82	P135	M1	P175	35

XC4008E Pad Name	PC84	PQ160	PG191	PQ208	Bndry Scan
1/0	1 -	-	L3	P176	38
1/0	1 -	P136	1.2	P177	41
1/0	-	P137	L1	P178	44
VO	T -	P138	K1	P179	47
I/O (A6)	P83	P139	K2	P180	50
VO (A7)	P84	P140	КЗ	P181	53
GND	P1	P141	K4	P182	-
5/5/97	•	•			-

Additional XC4008E Package Pins

PG191

	N.C. Pins										
A14	B5	B6	B13	D1	D18						
F2	F17	N2	N17	R1	R18						
V4	V5	V14	V15		-						
6/3/97	•		•								

N.C. Pine											
P1	P3	P12	P13	P38	P39						
P51	P52	P53	P54	P65	P66						
P91	P92	P102	P104	P105	P107						
P117	P118	P143	P144	P155	P156						
P157	P158	P169	P170	P195	P196						
P206	P207	P208	-	-							

Pin Locations for XC4010E/XL Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC4000 Series data sheet for availability information.

XC4010E/XL Pad Name	PC 84	PQ 100 	TQ 144 	PQ 160	TQ 17 6 	PG 191†	PQ/ HQ 208	BG 225†	BG 256††	Bridry Scan
VCC	P2	P92	P128	P142	P155	VCC*	P183	VCC*	VCC*	-
I/O (A8)	P3	P93	P129	P143	P156	J3	P184	E8	C10	62
I/O (A9)	P4	P94	P130	P144	P157	J2	P185	B7	D10	65
I/O (19)		P95	P131	P145	P158	J1	P186	A7	A9	68
I/O (18)		P96	P132	P146	P159	H1	P187	C7	B9	71
1/0		-	-	-	P160	H2	P188	D7	C9	74
1/0	-	-	-	-	P161	НЗ	P189	E7	D9	77
I/O (A10)	P5	P97	P133	P147	P162	G1	P190	A6	A8	80
VO (A11)	P6	P98	P134	P148	P163	G2	P191	B6	B8	83
VCC		-	-	-		VCC*	-	VCC*	VCC*	-
1/0	•	-	P135	P149	P164	F1	P192	A5	B6	86
1/0	-	-	P136	P150	P165	E1	P193	B5	A5	89
GND	-	-	P137	P151	P166	GND*	P194	GND*	GND*	-
I/O	-	-	-	-	-	F2	P195	D6	C6	92
VO.	-	-	-	-	P167	D1	P196	C5	B5	95
VO	-	-	-	P152	P168	C1	P197	A4	A4	98
VO	-	-	-	P153	P169	E2	P198	E6	C5	101
I/O (A12)	P7	P99	P138	P154	P170	F3	P199	B4	B4	104
VO (A13)	P8	P100	P139	P155	P171	D2	P200	D5	A3	107
I/O	-	-	P140	P156	P172	B1	P201	B3	B3	110
1/0	-	-	P141	P157	P173	E3	P202	F6	B2	113
I/O (A14)	P9	P1	P142	P158	P174	C2	P203	A2	A2	116
I/O, SGCK1 †, GCK8 †† (A15)	P10	P2	P143	P159	P175	B 2	P204	ଅ	C3	119
VCC	P11	P3	P144	P160	P176	VCC*	P205	ACC.	VCC*	-
GND	P12	P4	P1	P1	P1	GND*	P2	GND*	GND*	-
I/O, PGCK1†, GCK1†† (A16)	P13	P5	P2	P2	P2	C3	P4	D4	B1	122
I/O (A17)	PI4	P6	P3	P3	P3	C4	P5	B1	C2	125

XC4010E/XL Pad Name	PC 84	PQ 100††	TQ 144††	PQ 160	TQ 178††	PG 191†	PQ/ HQ 208	BG 225†	BG 25811	Bndry Scan
VO	-	-	P4	P4	P4	B 3	P6	C2	D2	128
VO		[• "	P5	P5	P5	C5	P7	E5	D3	131
VO, TDI	P15	P7	P6	P6	P6	A2	P8	D3	E4	134
VO, TCK	P16	P8	P7	P7	P7	B4	P9	C1	C1	137
VO	-	-	-	P8	P8	C6	P10	D2	D1	140
VO		-		P9	P9	A3	P11	G6	E3	143
VO	-	-	-	-	-	B5	P12	E4	E2	146
VO	•		-	-	T -	B6	P13	D1	E1	149
GND	-	-	P8	P10	P10	GND*	P14	GND*	GND*	
NO.	-	-	P9	P11	P11	A4	P15	F5	G3	152
Ю		-	P10	P12	P12	A5	P16	E1	G2	155
VO, TMS	P17	P9	P11	P13	P13	87	P17	F4	G1	158
1/0	P18	P10	P12	P14	P14	A6	P18	F3	НЗ	161
VCC	-	-	-		-	VCC*	-	VCC*	VCC*	-
VO.	-	-	-	-	P15	C8	P19	G4	J2	164
1/0			-	-	P16	A7	P20	G3	J1	167
VO.			P13	P15	P17	B8	P21	G2	K2	170
VO.	-	P11	P14	P16	P18	A8	P22	G1	КЗ	173
VO	P19	P12	P15	P17	P19	89	P23	G5	K1	176
VO	P20	P13	P16	P18	P20	C9	P24	НЗ	L1	179
GND	P21	P14	P17	P19	P21	GND*	P25	GND*	GND*	•
VCC	P22	P15	P18	P20	P22	ACC.	P26	VCC*	VCC*	-
1/0	P23	P16	P19	P21	P23	C10	P27	H4	L2	182
1/0	P24	P17	P20	P22	P24	B10	P28	H5	L3	185
1/0		P18	P21	P23	P25	A9	P29	J2	L4	188
<i>V</i> O		-	P22	P24	P26	A10	P30	J1	M1	191
VO	٠.	-	-		P27	A11	P31	J3	M2	194
1/0	-	-	-	-	P28	C11	P32	J4	МЗ	197
VCC	I :				-	VCC*	-	VCC*	VCC*	-
1/0	P25	P19	P23	P25	P29	B11	P33	K2	P1	200
1/0	P26	P20	P24	P26	P30	A12	P34	КЗ	P2	203

XC4010E/XL Pad Name	PC 84	PQ 100††	TQ 14411	PQ 160	TQ 176††	PG 191†	PQ/ HQ 208	BG 225†	BG 256††	Bndry Scan
Ю	-	-	P25	P27	P31	B12	P35	J6	R1	206
Ю	•	-	P26	P28	P32	A13	P36	L1	P3	209
GND			P27	P29	P33	GND*	P37	GND.	GND*	-
<i>V</i> O		-			-	B13	P38	L3	T2	212
1/0	-	-			-	A14	P39	M1	U1	215
VO		-	-	P30	P34	A15	P40	K5	T3	218
Ю	-	-	-	P31	P35	C13	P41	M2	U2	221
Ю	P27	P21	P28	P32	P36	B14	P42	L4	V1	224
Ю	•	P22	P29	P33	P37	A16	P43	N1	T4	227
VO.	-	-	P30	P34	P38	B15	P44	МЗ	U3	230
1/0	-	-	P31	P35	P39	C14	P45	N2	V2	233
Ю	P28	P23	P32	P36	P40	A17	P46	K6	W1	236
I/O, SCGK2 †,	P29	P24	P33	P37	P41	B16	P47	P1	V3	239
GCK2 ††										
O (M1)	P30	P25	P34	P38	P42	C15	P48	N3	W2	242
GND	P31	P26	P35	P39	P43	GND*	P49	GND*	GND*	-
I (MO)	P32	P27	P36	P40	P44	A18	P50	P2	Y1	245
vcc	P33	P28	P37	P41	P45	VCC*	P55	VCC*	VCC*	-
I (M2)	P34	P29	P38	P42	P46	C16	P56	M4	W3	246
VO. PGCK2 †.	P35	P30	P39	P43	P47	B17	P57	R2	Y2	247
GCK3 ††					,					
VO (HDC)	P36	P31	P40	P44	P48	E16	P58	P3	W4	250
1/0]	-	P41	P45	P49	C17	P59	1.5	V4	253
1/0	-	-	P42	P46	P50	D17	P60	N4	U5	256
1/0	-	P32	P43	P47	P51	B18	P61	R3	Y3	259
VO (LDC)	P37	P33	P44	P48	P52	E17	P62	P4	Y4	262
ио	-		•	P49	P53	F16	P63	K7	V5	265
<u>ио</u>	-	-	-	P50	P54	C18	P64	M5	W5	268
1/0	-	-	-		-	D18	P65	R4	Y5	271
10	-	-				F17	P66	N5	V6	274
GND		-	P45	P51	P55	GND*	P67	GND*	GND*	
VO			P46	P52	P56	E18	P68	R5	W7	277
VO			P47	P53	P57	F18	P69	M6	Y7	280
VO	P38	P34	P48	P54	P58	G17	P70	N6	V8	283
			P49	P55	P59		P71	P6	W8	286
1/0	P39	P35	P49	P55	P59	G18	2/1			280
VCC	•	-	-	-		VCC*		ACC.	VCC*	•
<i>V</i> O	•	-	-	-	P60	H16	P72	R6	Y8	289
VO				-	P61	H17	P73	M7	U9	292
<i>v</i> o		P36	P50	P56	P62	H18	P74	R7	V10	295
VO.	•	P37	P51	P57	P63	J18	P75	L7	Y10	298
I/O	P40	P38	P52	P58	P64	J17	P76	N8	Y11	301
I/O (TNIT)	P41	P39	P53	P59	P65	J16	P77	P8	W11	304
VCC	P42	P40	P54	P60	P66	ACC.	P78	VCC*	ACC.	ŀ
GND	P43	P41	P55	P61	P67	GND*	P79	GND*	GND*	-
<i>V</i> O	P44	P42	P56	P62	P68	K16	P80	L8	V11	307
1/0	P45	P43	P57	P63	P69	K17	P81	P9	U11	310
1/0	-	P44	P58	P64	P70	K18	P82	R9	Y12	313
1/0	-	P45	P59	P65	P71	L18	P83	N9	W12	316
1/0	-			-	P72	L17	P84	M9	V12	319
1/0		-	-	-	P73	L16	P85	L9	U12	322
VCC	H-	<u> </u>	_	-		VCC*		VCC*	VCC*	
1/0	P46	P46	P60	P66	P74	M18	P86	N10	Y15	325
1/0	P46	P47	P61	P67	P75	M17	P87	K9	V14	328
	F4/		P62	P68	P76	N18	P88	R11	W15	331
1/0	<u> </u>	-	_	P69	P77	P18	P89	P11	V15	331
I/O	<u> </u>	<u> </u>	P63			GND*				334
GND	•	•	P64	P70	P78		P90	GND*	GND*	
1/0		<u> </u>	<u> </u>	-	-	N17	P91	R12	Y17	337
1/0		-	<u> </u>	- n	D	R18	P92	L10	V16	340
1/0			<u> </u>	P71	P79	T18	P93	P12	W17	343
1/0	-	-		P72	P80	P17	P94	M11	Y18	346
1/0	P48	P48	P65	P73	P81	N16	P95	R13	U16	349
<u>//O</u>	P49	P49	P66	P74	P82	T17	P96	N12	V17	352
1/0	-	•	P67	P75	P83	R17	P97	P13	W18	355
1/0			P68	P76	P84	P16	P98	K10	Y19	358
1/0	P50	P50	P69	P77	P85	U18	P99	R14	V18	361
I/O, SGCK3 †, GCK4 ††	P51	P51	P70	P78	P86	T16	P100	N13	W19	364
	P52	P52	P71	P79	P87	GND*	P101	GND.	GND*	-
GND		P53	P72	P80	P88	U17	P103	P14	Y20	
GND DONE	P33					VCC*	P106	VCC*	VCC*	-
DONE	P53		P73	PR1	PAM					
DONE VCC	P54	P54	P73	P81	P89					-
DONE VCC PROGRAM	P54 P55	P54 P55	P74	P82	P90	V18	P108	M12	V19	
GND DONE VCC PROGRAM I/O (D7) I/O, PGCK3 †,	P54	P54								367 370

XC4010E/XL	PC	PQ	TQ	PQ	TQ	PG	PQ/	BG	BG	Bndry
Pad Name	84	10011	144††	160	176††	191†	HQ 206	225†	258††	Scan
1/0	-		P77	P85	P93	T14	P111	L11	T17	373
VO			P78	P86	P94	U15	P112	M13	V20	376
VO (D6)	P58	P58	P79	P87	P95	V17	P113	J10	T19	379
1/0	٠.	P59	P80	P88	P96	V16	P114	L12	T20	382
vo vo	Ŀ	-	-	P89 P90	P97	T13	P115	M15	R18	385 388
10	-	- - -	÷	-	P98	U14 V15	P116	L13	Ft20	391
1/0	- -	H	÷	-	-	V14	P118	K11	P18	394
GND	-		P81	P91	P99	GND*	P119	GND*	GND.	-
VO	-		P82	P92	P100	U13	P120	K13	N19	397
I/O		-	P83	P93	P101	V13	P121	K14	N20	400
VCC	•		•	•	•	VCC*	•	VCC*	VCC*	-
I/O (D5)	P59	P60	P84	P94	P102	U12	P122	K15	M17	403
I/O (CSO)	P60	P61	P85	P95	P103	V12	P123	J12	M18	406
1/0					P104	T11	P124	J13	M20	409
I/O I/O		-	-	-	P105 P106	U11	P125	J14	L19	412
VO	-	P62 P63	P86 P87	P96 P97	P106	V11 V10	P126	J15	L18	415
VO (D4)	P61	P64	P88	P98	P108	U10	P127	H13	K20	418 421
1/O	P62	P65	P89	P99	P109	T10	P129	H14	K19	424
vcc	P63	P66	P90	P100	P110	VCC*	P130	ACC.	ACC.	-
GND	P64	P67	P91	P101	P111	GND.	P131	GND*	GND*	_
I/O (D3)	P65	P68	P92	P102	P112	T9	P132	H12	K18	427
VO (RS)	P66	P69	P93	P103	P113	U9	P133	H11	K17	430
NO ,	-	P70	P94	P104	P114	V9	P134	G14	J20	433
1/0	-	-	P95	P105	P115	V8	P135	G15	J19	436
1/0	•	-	-		P116	U8	P136	G13	J18	439
1/0	-	-	-	-	P117	TB	P137	G12	J17	442
I/O (D2)	P67	P71	P96	P106	P118	۷7	P138	G11	H19	445
1/0	P68	P72	P97	P107	P119	U7	P139	F15	H18	448
VOC	٠	•	-	P108	P120	VCC⁴ V6	P140	VCC*	VCC*	451
I/O	-	-	P98 P99	P108	P121	U6	P140	F13	F20	454
GND	H	<u> </u>	P100	P110	P122	GND*	P142	GND*	GND*	+5+
1/0		-				V5	P143	E13	D20	457
1/0	-	-	-	-		V4	P144	D15	E18	460
1/0	-	-	-	P111	P123	U5	P145	F11	D19	463
I/O	-	-	-	P112	P124	T6	P146	D14	C20	466
VO (D1)	P69	P73	P101	P113	P125	VЗ	P147	E12	E17	469
VO (ACLK,	P70	P74	P102	P114	P126	V2	P148	C15	D18	472
RDY/BUSY)			2444	5445	D. 100		5445			
NO NO	Ŀ	-	P103 P104	P115 P116	P127 P128	U4 T5	P149 P150	D13	C19 B20	475 478
I/O (D0, DIN)	P71	P75	P105	P117	P129	U3	P151	F10	C18	481
I/O, SGCK4 †.	P72	P76	P106	P118	P130	T4	P152	B15	B19	484
GCK6 ††	۱ <i>۰۰</i> -	`			. 100			5.0		701
(DOUT)										
CCLK	P73	P77	P107	P119	P131	V1	P153	C13	A20	•
vcc	P74	P78	P108	P120	P132	VCC*	P154	VCC*	ACC.	-
O, TDO	P75	P79	P109	P121	P133	U2	P159	A15	A19	0
GND	P76	P80	P110	P122	P134	GND*	P160	GND*	GND*	-
VO (A0, WS)	P77	P81	P111	P123	P135 P136	T3 U1	P161	A14 B13	B18	2
I/O, PGCK4 †, GCK7 †† (A1)	P/8	P82	P112	P124	F130	ן טי	P162	513	B17	5
1/0	Η.	-	P113	P125	P137	P3	P163	E11	Č17	В
1/0	-	-	P114	P126	P138	R2	P164	C12	D16	11
I/O (CS1, A2)	P79	P83	P115	P127	P139	T2	P165	A13	A18	14
I/O (A3)	P80	P84		P128	P140	N3	P166	B12	A17	17
1/0	,	-	P117	P129	P141	P2	P167	A12	A16	20
1/0	-	-	,	P130	P142	T1	P168	C11	C15	23
VO	-	-	•		-	R1	P169	B11	B15	26
VO	-	-				N2	P170	E10	A15	29
GND		<u> </u>	P118	P131	P143	GND*	P171	GND*	GND*	-
1/0	1		P119	P132	P144 P145	P1 N1	P172	A11	B14	32 35
VCC	-	-	P120	P133	-	VCC*		D10 VCC*	A14 VCC*	-
I/O (A4)	P81	P85	P121	P134	P146	M2	P174	A10	C12	38
I/O (A5)	P82	P86	P122	P135	P147	M1	P175	D9	B12	41
I/O		- 50			P148	L3	P176	C9	A12	44
1/0	一 ・	-	•	P136	P149	12	P177	B9	B11	47
I/O (A21)††	-	P87	P123	P137	P150	L1	P178	A9	C11	50
I/O (A20)††		P88	P124	P138	P151	K1	P179	E9	A11	53
I/O (A6)	P83	P89	P125	P139	P152	K2	P180	C8	A10	56
I/O (A7)	P84	P90	P126	P140	P153	КЗ	P181	B8	B10	59



XC4010E/XL Pad Name	PC 84		144††	160	176	191†			256††	
GND	P1	P91	P127	P141	P154	GND*	P182	GND.	GND.	-

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.

† = E only †† = XL only

Additional XC4010E/XL Package Pins

PQ/HQ208

P51	P52	P53	P54	P102
			1.04	P102
P107	P155	P156	P157	P158
P208		-	-	-
		1 1 2 1 1 1 1 1	1 101	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

PG191

	VCC Pins										
D3	D10	D16	J4	J15	R4	R10					
R15	-	-	-	-		•					
	GND Pins										
C7	C12	D4	D9	D15	G3	G16					
K4	K15	MЗ	M16	R3	R9	F16					
T7	T12	-	-	-	-	-					

5/27/97

BG225

			VCC Pins			
B2	B14	D8	H1	H15	R1	R8
R15	- 1	-	-	-	-	-
			GND Pins			•
A1	A8	D12	F8	G7	G8	G9
H2	H6	H7	H8	H9	H10	J7
J8	J9	K8	M8		-	-
			N.C. Pins			-
A3	B10	C4	C6	C10	D11	E2
E3	E14	E15	F1	F2	F7	F9
F12	G10	J5	K1	K4	K12	L2
L6	L15	M10	M14	N7	N11	N15
P5	P7	P10	R10	-	-	-

6/16/97

BG256

			VCC Pins			
C14	D6	D7	D11	D14	D15	E20
F1	F4	F17	G4	G17	K4	L17
P4	P17	P19	R2	R4	R17	U6
U7	U10	U14	U15	V7	W20	-
			GND Pins			•
A1	B 7	D4	D8	D13	D17	G20
H4	H17	N3	N4	N17	U4	U8
U13	U17	W14	-	-	-	-
	•		N.C. Pins			
A6	A7	A13	B13	B16	C4	Ç7
C8	C13	C16	D5	D12	E19	F2
F3	F18	F19	G18	H1	H2	H20
J3	J4	M4	M19	N1	N2	N18
P20	R3	T1	T18	Ų20	V9	V13
V15	W6	W9	W10	W13	W16	Y6
Y9	Y13	Y14			-	

5/27/97

Pin Locations for XC4013E/XL Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC4000 Series data sheet for availability information.

XC4013E /XL Pad Name	HT 144††	PQ 160	HT 176††	PQ/HQ 208	PG 223†	BG 225†	PQ/ HQ 240	BG 256††	Bndry Scan
VCC	P128	P142	P155	P183	VCC	Š	P212	vcc.	-
I/O (A8)	P129	P143	P156	P184	J3	E8	P213	C10	74
I/O (A9)	P130	P144	P157	P185	J2	B7	P214	D10	77
I/O (A19) ††	P131	P145	P158	P186	J1	A7	P215	A9	80
I/O (A18) ††	P132	P146	P159	P187	H1	C7	P216	89	83
1/0	-	-	P160	P188	H2	D7	P217	C9	86
I/O	-	-	P161	P189	нз	E7	P218	.D9	89
I/O (A10)	P133	P147	P162	P190	G1	A6	P220	A8	92
I/O (A11)	P134	P148	P163	P191	G2	6 6	P221	88	95
VCC	-	-	-	-	VCC*	ACC.	P222	ACC.	-
1/0	-		-	-	H4	C6	P223	A6	98
1/0	-	-		-	G4	F7	P224	C7	101
1/0	P135	P149	P164	P192	F1	A5	P225	B6	104
1/0	P136	P150	P165	P193	E1	B5	P226	A5	107
GND	P137	P151	P166	P194	GND*	GND.	P227	GND*	-
1/0	-	-	-	P195	F2	D6	P228	C6	110
1/0	-	-	P167	P196	D1	Č	P229	B5	113
1/0	-	P152	P168	P197	C1	A4	P230	A4	116
1/0		P153	P169	P198	E2	E6	P231	C5	119
I/O (A12)	P138	P154	P170	P199	F3	B4	P232	B4	122
I/O (A13)	P139	P155	P171	P200	D2	D5	P233	A3	125
1/0	-	-	-	-	F4	A3	P234	D5	128
9	-	-		-	E4	Č	P235	C4	131
1/0	P140	P156	P172	P201	B1	B3	P236	B3	134
1/0	P141	P157	P173	P202	E3	F6	P237	B2	137

XC4013E /XL Pad Name	HT 1 44††	PQ 160	HT 17 6 	PQ/HQ 208	PG 223†	BG 225†	PQ/ HQ 240	BG 256††	Bndry Scan
I/O (A14)	P142	P158	P174	P203	C2	A2	P238	A 2	140
I/O, SGCK1 †, GCK8 †† (A15)	P143	P159	P175	P204	B2	СЗ	P239	C3	143
VCC	P144	P160	P176	P205	ACC.	VCC*	P240	VCC*	-
GND	P1	P1	P1	P2	GND*	GND*	P1	GND*	
I/O, PGCK1 †, GCK1 †† (A16)	P2	P2	P2	P4	C3	D4	P2	B1	146
VO (A17)	P3	P3	P3	P5	C4	B1	Р3	C2	149
I/O	P4	P4	P4	P6	83	C2	P4	D2	152
VO	P5	P5	P5	P7	C5	E5	P5	D3	155
I/O, TDI	P6	P6	P6	P8	A2	D3	P6	E4	158
VO, TCK	P7	P7	P7	P9	B4	C1	P 7	C1	161
VO	-	P8	P8	P10	C6	D2	P8	D1	164
VO	-	P9	P9	P11	A3	G6	P9	E3	167
vo	-	-	-	P12	B5	E4	P10	E2	170
VO	-	-	-	P13	B6	D1	P11	E1	173
VO	•	-	-	-	D5	E3	P12	F3	176
vo	-	-	-		D6	E2	P13	F2	179
GND	P8	P10	P10	P14	GND*	GND*	P14	GND*	-
<i>v</i> o	P9	P11	P11	P15	A4	F5	P15	G3	182
VO	P10	P12	P12	P16	A5	E1	P16	G2	185
VO, TMS	P11	P13	P13	P17	B7	F4	P17	G1	188
<i>1</i> /O	P12	P14	P14	P18	A6	F3	P18	Н3	191

XC4013E /XL Pad Name	HT 144††	PQ 160	HT 176††	PQ/HQ 208	PG 223†	BG 225†	PQ/ HQ 240	BG 256††	Bndr Scar
VCC	-		-		ACC.	VCC*	P19	VCC*	-
VO.		-	-		D7	F2	P20	H2	194
ο/ Ο/	-	-	-		D8	F1	P21	H1	197
VO			P15	P19	C8	G4	P23	J2	200
1/0		-	P16	P20	A7	G3	P24	J1	203
1/0	P13	P15	P17	P21	B8	G2	P25	K2	
1/0	P14	P16	P18	P22	A8				206
VO	$\overline{}$					G1	P26	КЗ	209
	P15	P17	P19	P23	89	G5	P27	K1	212
VO	P16	P18	P20	P24	C9	НЗ	P28	L1	215
GND	P17	P19	P21	P25	GND*	GND*	P29	GND*	-
VCC	P18	P20	P22	P26	ACC.	VCC*	P30	VCC*	-
I/O	P19	P21	P23	P27	C10	H4	P31	L2	218
VO.	P20	P22	P24	P28	B10	H5	P32	L3	221
vo	P21	P23	P25	P29	A9	J2	P33	L4	224
vo	P22	P24	P26	P30	A10	J1	P34	M1	
vo	7 6-2-		P27	P31		_			227
		<u> </u>			A11	J3	P35	M2	230
1/0		-	P28	P32	C11	J4	P36	M3	233
1/0	•	-	-	_	D11	J5	P38	N1	236
1/0	-	•	-	-	D12	K1	P39	N2	239
vcc	-	-			VCC*	vcc*	P40	VCC*	-
1/0	P23	P25	P29	P33	B11	K2	P41	P1	242
1/0	P24	P26	P30	P34	A12	K3	P42		
10						_		P2	245
	P25	P27	P31	P35	B12	J6	P43	R1	248
/0	P26	P28	P32	P36	A13	L1	P44	P3	251
GND	P27	P29	P33	P37	GND*	GND*	P45	GND*	-
1/0	-	-	-	-	D13	L2	P46	T1	254
1/0	-	-	-		D14	K4	P47	R3	257
70				P38	B13	L3	P48	T2	_
10				P39					260
	<u> </u>		- =:		A14	M1	P49	U1	263
/0	•	P30	P34	P40	A15_	K5	P50	T3	266
/0	•	P31	P35	P41	C13	M2	P51	U2	269
<i>1</i> 0	P28	P32	P36	P42	B14	L4	P52	V1	272
<i>/</i> O	P29	P33	P37	P43	A16	N1	P53	T4	275
<i>1</i> 0	P30	P34	P38	P44	B15	МЗ	P54	U3	278
/0	P31	P35	P39	P45	C14	N2	P55	V2	
<i>1</i> 0	P32	P36							281
/O.	P33		P40	P46	A17	K6	P56	W1	_284
70, SGCK2 †, SCK2 ††	F33	P37	P41	P47	B16	P1	P57	V3	287
O (M1)	P34	P38	P42	P48	C15	N3	P58	W2	290
GND	P35	P39	P43	P49	GND*	GND*	P59	GND*	-
(M0)	P36	P40	P44	P50	A18	P2	P60	Y1	293
vcc	P37	P41	P45	P55	vcc.	vcc•	P61	VCC*	230
(M2)	P38	P42	P46	P56	C16				- -
/O,	P39					M4	P62	W3_	294
PGCK2 †.	P39	P43	P47	P57	B17	R2	P63	Y2	295
/O (HDC)	P40	P44	P48	P58	E16	P3	P64	W4	298
/0	P41	P45	P49	P59	C17	L5	P65	V4 V4	301
/0	P42	P46	P50	P60	D17				
10		_				N4	P66	U5	304
	P43	P47	P51	P61	B18	R3	P67	Y3	307
<u>(O (IDC)</u>	P44	P48	P52	P62	E17	P4	P68	Y4	310
/0	-	P49	P53	P63	F16	K7	P69	V5	313
/0		P50	P54	P64	C18	M5	P70	W5	316
<i>i</i> o	-	-	-	P65	D18	R4	P71	Y5	319
70	-	- 1		P66	F17	N5	P72	V6	322
/o			- 1		E15	P5	P73	W6	325
70							P74		
GND	P45	P51	De*	De-	F15	L6		Y6	328
	_	_	P55	P67	GND*	GND.	P75	GND*	•
<u>/O</u>	P46	P52	P56	P68	E18	R5	P76	W7	331
/0	P47	P53	P57	P69	F18	M6	P77	Y7	334
/0	P48	P54	P58	P70	G17	N6	P78	V8	337
/0	P49	P55	P59	P71	G18	P6	P79	W8	340
/CC			•	-	vcc.	VCC*	P80	VCC*	-
<i>i</i> 0	-	- 1	P60	P72	H16	R6	P81	Y8	343
70	-		P61	P73	H17			_	
70		-		113		M7	P82	U9	346
		-			G15	N7	P84	Y9	349
/0	-			-	H15	P7	P85	W10	352
<i>(</i> 0	P50	P56	P62	P74	H18	R7	P86	V10	355
·~	P51	P57	P63	P75	J18	L7	P87	Y10	358
/O		DEO	P64	P76	J17	N8	P88	Y11	361
/O	P52	P58	FO4 1						
<i>(</i> 0		$\overline{}$							
	P52 P53 P54	P59 P60	P65 P66	P77	J16 VCC*	P8 VCC*	P89 P90	W11 VCC*	364

XC4013E	нт	PQ	нт	PQ/HQ	PG	BG	PQ/	BG	Bndry
/XL Pad Name	144††	160	176††	208	223†	225†	HQ 240	256††	Scan
1/0	P56	P62	P68	P80	K16	L8	P92	VII	367
1/0	P57	P63	P69	P81	K17	P9	P93	U11	370
VO	P58 P59	P64	P70	P82	K18	R9	P94	Y12	373
1/0	1 100	P65	P71	P83 P84	L18	N9 M9	P95	W12	376
1/0	-	-	P73	P85	L16	L9	P96	V12 U12	379 382
VO	-	·	-	-	L15	R10	P99	V13	385
<i>V</i> O			-	-	M15	P10	P100	Y14	388
VCC	1	1	-	-	ACC.	ACC.	P101	ACC.	
I/O	P60	P66	P74	P86	M18	N10	P102	Y15	391
1/0	P61 P62	P67	P75 P76	P87 P88	M17 N18	K9 R11	P103	V14	394
10	P63	P89	P77	P89	P18	P11	P104	W15 Y16	397 400
GND	P64	P70	P78	P90	GND	GND*	P106	GND*	-
VO	-	_	-		N15	M10	P107	V15	403
1/0	-		-	•	P15	N11	P106	W16	406
1/0	ļ	<u> </u>	-	P91	N17	R12	P109	Y17	409
VO	ļ <u>.</u>	P71	- P79	P92	R18	L10	P110	V16	412
1/0		P72	P80	P93 P94	T18	P12	P111 P112	W17 Y18	415 418
VO	P65	P73	P81	P95	N16	R13	P113	U16	421
VO	P66	P74	P82	P96	T17	N12	P114	V17	424
1/0	P67	P75	P83	P97	R17	P13	P115	W18	427
1/0	P68	P76	P84	P98	P16	K10	P116	Y19	430
I/O.	P69	P77	P85	P99	U18	R14	P117	V18	433
SGCK3 †, GCK4 ††	P70	P78	P86	P100	T16	N13	P118	W19	436
GND	P71	P79	P87	P101	GND*	GND*	P119	GND*	
DONE	P72	P80	P88	P103	U17	P14	P120	Y20	-
VCC	P73	P81	P89	P106	VCC*	VCC*	P121	ACC.	
PRO- GRAM I/O (D7)	P74	P82 P83	P90	P108	V18	M12	P122	V19	-
1/O.	P76	P84	P92	P109 P110	T15	P15 N14	P123	U19 U18	439 442
PGCK3 †,			' 32	, ,,,	0.0	1414	F 124	016	442
GCK5 ††									
VO	P77	P85	P93	P111	T14	L11	P125	T17	445
1/0	P78	P86	P94	P112	U15 R14	M13 N15	P126 P127	V20	448
10	-				R13	M14	P127	U20 T18	451 454
VO (D6)	P79	P87	P95	P113	V17	J10	P129	T19	457
1/0	P80	P88	P96	P114	V16	L12	P130	T20	460
1/0	•	P89	P97	P115	T13	M15	P131	R18	463
1/0	-	P90	P98	P116	U14	L13	P132	R19	466
VO	-		- 1	P117	V15 V14	L14	P133	R20	469
GND	P81	P91	P99	P119	GND*	K11 GND*	P134	P18 GND*	472
1/0				- 1113	R12	L15	P136	P20	475
<i>V</i> O	-	-	-	-	R11	K12	P137	N18	478
1/0	P82	P92	P100	P120	U13	K13	P138	N19	481
1/0	P83	P93	P101	P121	V13	K14	P139	N20	484
VCC I/O (D5)	P84	P94	P102	P122	VCC*	ACC.	P140	VCC*	-
1/O (CSO)	P85	P94 P95	P102	P122	U12 V12	K15	P141 P142	M17 M18	487 490
1/0	•	- 50	P104	P124	T11	J13	P144	MI20	490
1/0	-		P105	P125	U11	J14	P145	L19	496
1/0	P86	P96	P106	P126	V11	J15	P146	L18	499
1/0	P87	P97	P107	P127	V10	J11	P147	L20	502
I/O (D4)	P88 P89	P98 P99	P108 P109	P128	U10	H13	P148	K20	505
vcc	P90	P100	P110	P129 P130	T10 VCC*	H14 VCC*	P149 P150	K19 VCC*	508
GND	P91	P101	P111	P131	GND.	GND*	P151	GND*	-
I/O (D3)	P92	P102	P112	P132	T9	H12	P152	K18	511
I/O (RS)	P93	P103	P113	P133	U9	H11	P153	K17	514
1/0	P94	P104	P114	P134	V9	G14	P154	J20	517
1/O	P95	P105	P115	P135	V8	G15	P155	J19	520
1/0	-	-	P116	P136 P137	U8 T8	G13 G12	P156	J18 J17	523 526
I/O (D2)	P96	P106	P118	P138	V7	G11	P159	H19	529
1/0	P97	P107	P119	P139	U7	F15	P160	H18	532
VCC	-		-	-	ACC.	VCC*	P161	VCC*	- 1
1/0	P98	P108	P120	P140	V6	F14	P162	G19	535
1/0	P99	P109	P121	P141	U6	F13	P163	F20	538



XC4013E /XL	HT	PQ	HT	PQ/HQ 208	PG	BG	PQ/ HQ	BG	Bndry
Pad Name	144††	160	176††	206	223†	225†	240	256††	Scan
1/0	-	-			R8	G10	P164	G18	541
1/0	-	-		•	R7	E15	P165	F19	544
GND	P100	P110	P122	P142	GND*	GND*	P166	GND*	-
1/0		-	-	-	R6	E14	P167	F18	547
1/0	-	-		-	R5	F12	P168	E19	550
1/0	-	-	-	P143	V5	E13	P169	D20	553
1/0	-	-	-	P144	V4	D15	P170	E18	556
1/0		P111	P123	P145	U5	F11	P171	D19	559
1/0	-	P112	P124	P146	T6	D14	P172	C20	562
I/O (D1)	P101	P113	P125	P147	V3	E12	P173	E17	565
I/O (RCLK, RDY/	P102	P114	P126	P148	V2	C15	P174	D18	568
BUSY)									
1/0	P103	P115	P127	P149	U4	D13	P175	C19	571
1/0	P104	P116	P128	P150	T5	C14	P176	B20	574
I/O (D0, DIN)	P105	P117	P129	P151	U3	F10	P177	C18	577
I/O, SGCK4†, GCK6†† (DOUT)	P106	P118	P130	P152	T4	B15	P178	B19	580
CCLK	P107	P119	P131	P153	V1	C13	P179	A20	-
VCC	P108	P120	P132	P154	VCC*	VCC*	P180	VCC*	
O, TDO	P109	P121	P133	P159	U2	A15	P181	A19	0
GND	P110	P122	P134	P160	GND*	GND*	P182	GND*	-
I/O (A0, WS)	P111	P123	P135	P161	Т3	A14	P183	B18	2
I/O, PGCK4 †, GCK7 †† (A1)	P112	P124	P136	P162	U1	B13	P184	B17	5
ÌΟ	P113	P125	P137	P163	P3	E11	P185	C17	8
1/0	P114	P126	P138	P164	R2	C12	P186	D16	11
I/O (CS1, A2)	P115	P127	P139	P165	T2	A13	P187	A18	14
I/O (A3)	P116	P128	P140	P166	N3	B12	P188	A17	17
1/0	-	-	-	-	P4	F9	P189	C16	20
1/0	-	-	-		N4	D11	P190	B16	23
1/0	P117	P129	P141	P167	P2	A12	P191	A16	26
1/0	-	P130	P142	P168	T1	C11	P192	C15	29
1/0	-	-	-	P169	R1	B11	P193	B15	32
1/0	•	-		P170	N/2	E10	P194	A15	35
GND	P118	P131	P143	P171	GND*	GND*	P196	GND*	-
1/0	P119	P132	P144	P172	P1	A11	P197	B14	38
I/O	P120	P133	P145	P173	N1	D10	P198	A14	41
I/O	-	-	•	-	M4	C10	P199	C13	44
1/0	-	-	-	-	L4	B10	P200	B13	47
VCC	-	-	-	-	VCC*	VCC*	P201	VCC*	-
I/O (A4)	P121	P134	P146	P174	M2	A10	P202	C12	50
I/O (A5)	P122	P135	P147	P175	M1	D9	P203	B12	53
1/0	-	-	P148	P176	L3	C9	P205	A12	56
I/O	•	P136	P149	P177	L2	B9	P206	B11	59
I/O (A21) ††	P123	P137	P150	P178	L1	A9	P207	C11	62
I/O (A20) ††	P124	P138	P151	P179	K1	E9	P208	A11	65
I/O (A6)	P125	P139	P152	P180	K2	Ç8	P209	A10	68
VO (A7)	P126	P140	P153	P181	КЗ	B8	P210	B10	71
GND	P127	P141	P154	P182	GND*	GND*	P211	GND*	-
6/9/97							·		

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.

Additional XC4013E/XL Package Pins

PQ/HQ208

N.C. Pins										
P1	P3	P51	P52	P53	P54					
P102	P104	P105	P107	P155	P156					
P157	P158	P206	P207	P208	-					

PG223

		Pins		
D10	D16	J4	J15	R4
R15	-			-
	GND	Pins		
C12	D4	D9	D15	G3
K4	K15	М3	M16	R3
R16	17	T12	-	
	R15 C12 K4	R15 GND C12 D4 K4 K15	R15	R15

BG225

		VCC Pins		
B2	B14	D8	H1	H15
R1	R8	R15	-	-
		GND Pins		•
A1	A8	D12	F8	G7
G8	G9	H2	H6	H7
H8	H9	H10	J7	J8
J9	K8	M8	-	-

5/5/97

The BG225 package pins in this table are bonded to an internal Ground plane on the XC4013E die. They must all be externally connected to Ground.

PQ/HQ240

		GND	Pins		
P22‡	P37‡	P83‡	P98‡	P143‡	P158‡
P204‡	P219‡	-	-	-	-
		N.C.	Pins		
P195	- 1	-	-	-	-
6 IO IO 7			-		

‡ Pins marked with this symbol are used for Ground connections on some revisions of the device. These pins may not physically connect to anything on the current device revision. However, they should be externally connected to Ground, if possible.

BG256

		VCC	Pins							
C14	D6	D7	D11	D14	D15					
E20	F1	F4	F17	G4	G17					
K4	L17	P4	P17	P19	R2					
R4	R17	U6	U7	U10	U14					
U15	V7	W20	-	-	-					
	GND Pins									
A1	B7	D4	D8	D13	D17					
G20	H4	H17	N3	N4	N17					
U4	U8	U13	U17	W14	-					
		N.C.	Pins		•					
A7	A13	C8	D12	H20	J3					
J4	M4	M19	V9	W9	W13					
Y13	-	-	-	-	-					

6/4/97

 $[\]dagger$ = E only, \dagger = XL only

Pin Locations for XC4020E/XL Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC4000 Series data sheet for availability information.

XC4020E/XL Pad Name	HT 144††	PQ 160	HT 176 11	HQ208† PQ208††	PG 223†	HQ240† PQ240††	BG 258††	Bndry Scan
VCC	P128	P142	P155	P183	ACC.	P212	ACC.	ocani
I/O (A8)	P129	P143	P156	P184	J3	P213	C10	86
VO (A9)	P130	P144	P157	P185	J2	P214	D10	89
	_	_					_	
VO (A19) ††	P131	P145	P158	P186	J1	P215	A9	92
VO (A18) ††	P132	P146	P159	P187	H1	P216	B9	95
<i>V</i> O		ļ	P160	P188	H2	P217	C9	98
vo		<u> </u>	P161	P189	HЗ	P218	D9	101
I/O (A10)	P133	P147	P162	P190	G1	P220	A8	104
¥O (A11)	P134	P148	P163	P191	G2	P221	B8	107
I/O	-	-	-	-	-	-	C8	110
VO	· ·	-	-		-		A7	113
VCC	-	-	-	-	VCC*	P222	vcc.	-
1/0	-	-	-	-	H4	P223	A6	116
NO NO	.	٠.			G4	P224	C7	119
1/0	P135	P149	P164	P192	F1	P225	B6	122
VO	P136	P150	P165	P193	E1	P226	A5	125
GND	P137	P151	P166	P194	GND*	P227	GND*	
	F13/	FIST	F100					
VO				P195	F2	P228	C6	128
Ю	· ·	-	P167	P196	D1	P229	B 5	131
1/0	-	P152	P168	P197	C1	P230	A4	134
VO .	<u> </u>	P153	P169	P198	E2	P231	C5	137
VO (A12)	P138	P154	P170	P199	F3	P232	B4	140
VO (A13)	P139	P155	P171	P200	D2	P233	A3	143
VO	-	-	-		F4	P234	D5	152
VO		-	-		E4	P235	C4	155
10	P140	P156	P172	P201	B1	P236	B3	158
			_					
VO	P141	P157	P173	P202	E3	P237	B2	161
I/O (A14)	P142	P158	P174	P203	C2	P238	A2	164
VO, SGCK1 †,	P143	P159	P175	P204	B 2	P239	СЗ	167
GCK8 †† (A15)								
vcc	P144	P160	P176	P205	ACC.	P240	VCC*	
GND	P1	P1	P1	P2	GND*	P1	GND*	-
I/O, PGCK1 †,	P2	P2	P2	P4	C3	P2	B1	170
GCK1 †† (A16)								
I/O (A17)	P3	P3	P3	P5	C4	P3	C2	173
1/0	P4	P4	P4	P6	83	P4	D2	176
1/0	P5	P5	P5	P7	C5	P5	D3	179
VO, TDI	P6	P6	P6	P8	A2	P6	E4	182
VO, TCK	P7	P7	P7	P9	B4	P7	C1	185
VO	' ' '	P8	P8	P10	C6	P8	D1	194
	<u> </u>						_	
VO	<u> </u>	P9	P9	P11	A3	P9	E3	197
1/0	-	-	-	P12	B5	P10	E2	200
1/0	. •	-		P13	B6	P11	£1	203
1/0	-	-	-	•	D5	P12	F3	206
VO.	-	-			D6	P13	F2	209
GND	P8	P10	P10	P14	GND*	P14	GND*	-
1/0	P9	P11	P11	P15	A4	P15	G3	212
VO.	P10	P12	P12	P16	A5	P16	G2	215
VO, TIMS	P11	P13	P13	P17	B7	P17	G1	218
10	P12	P14	P14	P18	A6	P18	нз	221
	F 12	F 14	F 14	10	ACC.	P19	VCC*	421
vcc	H -	<u> </u>	<u> </u>	·			H2	
NO	•	-	-		D7	P20		224
1/0	<u> </u>	-	-		D8	P21	H1	227
VO	<u> </u>	-	-			•	J4	230
Ю		<u> </u>		-	-	•	J3	233
Ю		-	P15	P19	СВ	P23	J2	236
Ю	Ŀ		P16	P20	A7	P24	J1	239
1/0	P13	P15	P17	P21	B8	P25	K2	242
				P22	A8	P26	КЗ	245
1/0	P14	P16	P18					
NO NO		P16	P19	P23	B9	P27	K1	248
Ю	P15		P19			P27		
KO KO	P15 P16	P17 P18	P19 P20	P23 P24	C9	P28	L1	248 251
VO VO GND	P15 P16 P17	P17 P18 P19	P19 P20 P21	P23 P24 P25	GND*	P28 P29	L1 GND*	
I/O I/O GNID VCC	P15 P16 P17 P18	P17 P18 P19 P20	P19 P20 P21 P22	P23 P24 P25 P26	GND, C8	P28 P29 P30	L1 GND* VCC*	251
VO VO GND VCC VO	P15 P16 P17 P18 P19	P17 P18 P19 P20 P21	P19 P20 P21 P22 P23	P23 P24 P25 P26 P27	C9 GND* VCC* C10	P28 P29 P30 P31	L1 GND* VCC* L2	251 - - 254
VO VO GNID VCC VO VO	P15 P16 P17 P18 P19 P20	P17 P18 P19 P20 P21 P22	P19 P20 P21 P22 P23 P24	P23 P24 P25 P26 P27 P28	C9 GND* VCC* C10 B10	P28 P29 P30 P31 P32	L1 GND* VCC* L2 L3	251 - - 254 257
I/O I/O GNID VCC I/O I/O	P15 P16 P17 P18 P19 P20 P21	P17 P18 P19 P20 P21 P22 P23	P19 P20 P21 P22 P23 P24 P25	P23 P24 P25 P26 P27 P28 P29	C9 GND* VCC* C10 B10 A9	P28 P29 P30 P31 P32 P33	L1 GND* VCC* L2 L3 L4	251 - 254 257 260
VO VO GNID VCC VO VO	P15 P16 P17 P18 P19 P20	P17 P18 P19 P20 P21 P22	P19 P20 P21 P22 P23 P24	P23 P24 P25 P26 P27 P28	C9 GND* VCC* C10 B10	P28 P29 P30 P31 P32	L1 GND* VCC* L2 L3	251 - - 254 257
I/O I/O GNID VCC I/O I/O	P15 P16 P17 P18 P19 P20 P21	P17 P18 P19 P20 P21 P22 P23	P19 P20 P21 P22 P23 P24 P25	P23 P24 P25 P26 P27 P28 P29	C9 GND* VCC* C10 B10 A9	P28 P29 P30 P31 P32 P33	L1 GND* VCC* L2 L3 L4	251 - 254 257 260
VO VO GNID VCC VO VO VO VO	P15 P16 P17 P18 P19 P20 P21	P17 P18 P19 P20 P21 P22 P23 P24	P19 P20 P21 P22 P23 P24 P25 P26	P23 P24 P25 P26 P27 P28 P29 P30	C9 GND* VCC* C10 B10 A9 A10	P28 P29 P30 P31 P32 P33 P34	L1 GND* VCC* L2 L3 L4 M1	251 - 254 257 260 263
IO IO GND VCC IO IO IO IO IO IO IO IO IO IO	P15 P16 P17 P18 P19 P20 P21	P17 P18 P19 P20 P21 P22 P23 P24	P19 P20 P21 P22 P23 P24 P25 P26 P27	P23 P24 P25 P26 P27 P28 P29 P30 P31	C9 GND* VCC* C10 B10 A9 A10 A11	P28 P29 P30 P31 P32 P33 P34 P35	L1 GND* VCC* L2 L3 L4 M1 M2	251 - 254 257 260 263 266
IO IO GND VCC IO IO IO IO IO IO IO IO IO IO IO IO IO	P15 P16 P17 P18 P19 P20 P21 P22	P17 P18 P19 P20 P21 P22 P23 P24	P19 P20 P21 P22 P23 P24 P25 P26 P27 P28	P23 P24 P25 P28 P27 P28 P29 P30 P31 P32	C9 GND* VCC* C10 B10 A9 A10 A11	P28 P29 P30 P31 P32 P33 P34 P35 P36	L1 GND* VCC* L2 L3 L4 M1 M2 M3 M4	251 - 254 257 260 263 266 269 272
IO IO GND VCC IO IO IO IO IO IO IO IO IO IO IO IO IO	P15 P16 P17 P18 P19 P20 P21 P22	P17 P18 P19 P20 P21 P22 P23 P24	P19 P20 P21 P22 P23 P24 P25 P26 P27 P28	P23 P24 P25 P28 P27 P28 P29 P30 P31 P32	C9 GND* VCC* C10 B10 A9 A10 A11 C11	P28 P29 P30 P31 P32 P33 P34 P35 P36 -	L1 GND* VCC* L2 L3 L4 M1 M2 M3 M4	251 - 254 257 260 263 266 269 272 278
IO IO GND VCC IO IO IO IO IO IO IO IO IO IO IO IO IO	P15 P16 P17 P18 P19 P20 P21 P22	P17 P18 P19 P20 P21 P22 P23 P24 -	P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 -	P23 P24 P25 P28 P27 P28 P29 P30 P31 P32	C9 GND* VCC* C10 B10 A9 A10 A11 C11 - D11 D12	P28 P29 P30 P31 P32 P33 P34 P35 P36 - - P38 P39	L1 GND* VCC* L2 L3 L4 M1 M2 M3 M4 N1	251 - 254 257 260 263 266 269 272
IO IO GND VCC IO IO IO IO IO IO IO IO IO IO IO IO IO	P15 P16 P17 P18 P19 P20 P21 P22	P17 P18 P19 P20 P21 P22 P23 P24	P19 P20 P21 P22 P23 P24 P25 P26 P27 P28	P23 P24 P25 P28 P27 P28 P29 P30 P31 P32	C9 GND* VCC* C10 B10 A9 A10 A11 C11	P28 P29 P30 P31 P32 P33 P34 P35 P36 -	L1 GND* VCC* L2 L3 L4 M1 M2 M3 M4	251 - 254 257 260 263 266 269 272 278

VA sanatha		PG		1100001		1100000		
XC4020E/XI. Pad Name	HT 144††	160††	HT 176+1	HQ200† PQ200††	PG 2231	HQ240† PQ240††	BG 25811	Bndry Scan
1/0	P24	P26	P30	P34	A12	P42	P2	287
Ю	P25	P27	P31	P35	B12	P43	R1	290
I/O	P26	P28	P32	P36	A13	P44	P3	293
GND	P27	P29	P33	P37	GND*	P45	GND*	-
vo	-		-		D13	P46	T1	296
1/0		-			D14	P47	R3	299
1/0	<u> </u>	<u> </u>		P38	B13	P48	T2	302
1/0	<u> </u>	P30	P34	P39 P40	A14 A15	P49 P50	U1	305
1/0		P31	P35	P41	C13	P51	T3 U2	308 311
10	P28	P32	P36	P42	B14	P52	V1	320
10	P29	P33	P37	P43	A16	P53	T4	323
1/0	P30	P34	P38	P44	B15	P54	U3	326
1/0	P31	P35	P39	P45	C14	P\$5	V2	329
VO	P32	P36	P40	P46	A17	P56	W1	332
I/O, SCGK2 †.	P33	P37	P41	P47	B16	P57	V3	335
GCK2 †† O (M1)	P34	P38	P42	P48	C15	P58	W2	338
GND	P35	P39	P43	P49	GND*	P59	GND*	338
I (MO)	P36	P40	P44	P50	A18	P60	Y1	341
VCC	P37	P41	P45	P55	VCC*	P61	vcc.	-
I (M2)	P38	P42	P46	P56	C16	P62	W3	342
I/O PGCK2 †,	P39	P43	P47	P57	B17	P63	Y2	343
GCK3 ††	L							
I/O (HDC)	P40	P44	P48	P58	E16	P64	W4	346
1/0	P41	P45 P46	P49 P50	P59	C17	P65	V4	349
1/0	P42	P46	P50	P60 P61	D17 B18	P66 P67	U5 Y3	352 355
I/O (LDC)	P44	P48	P52	P62	E17	P68	Y4	358
1/0		P49	P53	P63	F16	P69	V5	367
1/0	-	P50	P54	P64	C18	P70	W5	370
1/0	-	-	· -	P65	D18	P71	Y5	373
I/O	•		ŀ	P66	F17	P72	V6	376
1/0		-	-	-	E15	P73	W6	379
1/0	<u> </u>	•	<u> </u>		F15	P74	Y6	382
GND	P45	P51	P55	P67	GND*	P75	GND*	-
1/0	P46	P52 P53	P56	P68 P69	E18	P76	W7	385 388
1/0	P48	P54	P58	P70	G17	P78	V6	391
1/0	P49	P55	P59	P71	G18	P79	WB	394
VCC					ACC.	P80	VCC+	-
1/0	•	•	P60	P72	H16	P81	Y8	397
1/0	-	•	P61	P73	H17	P82	U9	400
1/0	<u> </u>	-	-	-	-	•	V9	403
1/0	-	-	-	•	-		W9	406
1/0	Ŀ	-	-	-	G15	P84 P85	Y9	409 412
1/0	P50	P56	P62	P74	H15	P86	W10	415
1/0	P51	P57	P63	P75	J18	P87	Y10	418
NO	P52	P58	P64	P76	J17	P88	Y11	421
I/O (INIT)	P53	P59	P65	P77	J16	P89	W11	424
vcc	P54	P60	P66	P78	VCC*	P90	ACC.	
GND	P55	P61	P67	P79	GND*	P91	GND*	-
1/0	P56	P62	P68	P80	K16	P92	V11	427
1/0	P57	P63	P69	P81	K17	P93	U11	430
1/0	P58	P64	P70	P82	K18	P94	Y12 W12	433 436
110	Den	Dec	074		110	DOE		
1/0	P59	P65	P71	P83	L18	P95		
VO	P59	P65	P72	P83 P84	L17	P96	V12	439
NO NO	- :			P83			V12 U12	439 442
VO	:_		P72	P83 P84	L17	P96	V12	439
VO VO		-	P72 P73	P83 P84 P85	L17 L16	P96	V12 U12 Y13	439 442 445
NO NO NO NO NO NO NO NO NO NO NO NO NO N		-	P72 P73	P83 P84 P85	L17 L16 L15 M15	P96 P97 - - - P99 P100	V12 U12 Y13 W13 V13 Y14	439 442 445 448
1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	-	-	P72 P73	P83 P84 P85	L17 L16 - - L15 M15 VCC*	P96 P97 - - - P99 P100 P101	V12 U12 Y13 W13 V13 V14 VCC*	439 442 445 448 451 454
NO NO NO NO NO NO NO NO NO NO NO NO NO N	P60	- - - - - - - - - - - - - -	P72 P73	P83 P84 P85	L17 L16 L15 M15 VCC* M18	P96 P97	V12 U12 Y13 W13 V13 Y14 VCC* Y15	439 442 445 448 451 454 - 457
NO NO NO NO NO NO NO NO NO NO NO NO NO N	P60 P61	- - - - - - - - - - - - - - - - - - -	P72 P73 	P83 P84 P85	L17 L16 	P96 P97	V12 U12 Y13 W13 V13 Y14 VCC* Y15 V14	439 442 445 448 451 454 - 457 460
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P60 P61 P62		P72 P73	P83 P84 P85	L17 L16 	P96 P97	V12 U12 Y13 W13 V13 Y14 VCC* Y15 V14 W15	439 442 445 448 451 454 - 457 460 463
NO NO NO NO NO NO NO NO NO NO NO NO NO N	- - - - - - - - - - - - - - - - - - -		P72 P73	P83 P84 P85	L17 L16 - L15 M15 VCC* M18 M17 N18 P18	P96 P97 	V12 V13 V13 V13 V14 VCC* V15 V14 W15 V16	439 442 445 448 451 454 - 457 460
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P60 P61 P62		P72 P73	P83 P84 P85	L17 L16 	P96 P97	V12 U12 Y13 W13 V13 Y14 VCC* Y15 V14 W15	439 442 445 448 451 454 - 457 460 463 466
VO VO VO VO VO VO VO VO VCC VO VO VO VO VO VO VO VO VO VO VO VO VO	- - - - - - - - - - - - - - - - - - -		P72 P73	P83 P84 P85	L17 L16 L15 M15 VCC* M18 M17 N18 P18 GNO*	P96 P97	V12 U12 Y13 V13 V14 VCC* Y15 V14 W15 Y16 GND*	439 442 445 448 451 454 - 457 460 463
VO VO VO VO VO VO VO VCC VO VO VO VO VO VO VO VO VO VO VO VO VO			P72 P73	P83 P84 P85	L17 L18 	P96 P97	V12 U12 Y13 W13 V13 Y14 VCC* Y15 V14 W15 Y16 GND* V15 W16 Y17	439 442 445 448 451 457 460 463 466 469 472 475
VO VO VO VO VO VO VO VCC VO VO VO VO VO VO VO VO VO VO VO VO VO	P60 P61 P62 P63 P64		P72 P73	P83 P84 P85	L17 L18 L15 M15 VCC* M18 M17 N18 P18 GNO* N15 P15 N17	P96 P97	V12 U12 Y13 W13 V14 VCC* Y15 V14 W15 Y16 GND* V15 W16 Y17 V16	439 442 445 448 451 454 - - 460 463 466 - 469 472 475 478
VO VO VO VO VO VO VO VCC VO VO VO VO VO VO VO VO VO VO VO VO VO	P60 P61 P62 P63 P64		P72 P73	P83 P84 P85	L17 L18 	P96 P97	V12 U12 Y13 W13 V13 Y14 VCC* Y15 V14 W15 Y16 GND* V15 W16 Y17	439 442 445 448 451 454



XC4020E/XL Pad Name	HT 144††	PQ 16011	HT 17 6 	HQ208† PQ208††	PG 223†	HQ240† PQ240††	BG 256	Bndry Scan
I/O	P65	P73	P81	P95	N16	P113	U16	493
1/0	P66	P74	P82	P96	T17	P114	V17	496
<u>vo</u>	P67	P75	P83	P97	R17	P115	W18	499
VO	P68	P76	P84	P98	P16	P116	Y19	502
VO	P69	P77	P85	P99	U18	P117	V18	505
I/O, SGCK3 †.	P70	P78	P86	P100	T16	P118	W19	508
GCK4 ff	1,00	'."		1 100	'''	, ,,,		-
GND	P71	P79	P87	P101	GND*	P119	GND*	-
DONE	P72	P80	P88	P103	U17	P120	Y20	-
VCC	P73	P81	P89	P106	VCC*	P121	ACC.	-
PROGRAM	P74	P82	P90	P108	V18	P122	V19	
I/O (D7)	P75	P83	P91	P109	T15	P123	U19	511
I/O, PGCK3 †,	P76	P84	P92	P110	U16	P124	U18	514
GCK5 11	' '			, ,,,	0.0		0.0	0.14
1/0	P77	P85	P93	P111	T14	P125	T17	517
VO .	P78	P86	P94	P112	U15	P126	V20	520
I/O	1.70	-	-		R14	P127	U20	523
1/0	1		-		R13	P128	T18	526
I/O (D6)	P79	P87	P95	P113	V17	P129	T19	535
1/0 (50)	P80	P88	P96	P114	V16	P130	T20	538
1/0		P89	P97		T13	P131	R18	541
	<u> </u>	P90		P115	U14	P133	R19	544
1/0		PBU	P98	P116				
<u>vo</u>	<u> </u>	<u> </u>	<u> </u>	P117	V15	P133	R20	547
<u>//O</u>				P118	V14	P134	P18	550
GND	P81	P91	P99	P119	GND*	P135	GND*	-
vo	ļ ·	ļ <u>.</u>	-		FI12	P136	P20	553
vo	-	·			R11	P137_	N18	556
VO	P82	P92	P100	P120	U13	P138	N19	559
Ю	P83	P93	P101	P121	V13	P139	N20	562
VCC	<u> </u>	_ ·		-	VCC*	P140	VCC*	-
I/O (D5)	P84	P94	P102	P122	U12	P141	M17	565
VO (CSO)	P85	P95	P103	P123	V12	P142	M18	568
VO	-	-	-	-	-	-	M19	574
VO		-	P104	P124	T11	P144	M20	577
<u>vo</u>	١.		P105	P125	U11	P145	L19	580
10	P86	P96	P106	P126	V11	P146	L18	583
VO VO	P87	P97	P107	P127	V10	P147	L20	586
I/O (D4)	P88	P98	P108	P128	U10	P148	K20	589
	P89	P99	P109	P129	T10	P149	K19	592
1/0	_	P100			ACC.		ACC.	285
vcc	P90	_	P110	P130		P150		
GND	P91	P101	P111	P131	GND*	P151	GND*	
I/O (D3)	P92	P102	P112	P132	T9	P152	K18	595
I/O (RS)	P93	P103	P113	P133	U9	P153	K17	598
<i>v</i> o	P94	P104	P114	P134	V9	P154	J20	601
VO	P95	P105	P115	P135	V8	P155	J19	604
1/0	Ŀ	-	P116	P136	U8	P156	J18	607
1/0	٠.	-	P117	P137	T8	P157	J17	610
VO		-	-	<u> </u>	-		H20	613
I/O (D2)	P96	P106	P118	P138	V7	P159	H19	619
1/0	P97	P107	P119	P139	U7	P160	H18	622
VCC	-	-			ACC.	P161	ACC.	-
1/0	P96	P108	P120	P140	V6	P162	G19	625
1/0	P99	P109	P121	P141	U6	P163	F20	628
VO	1 :	•	-	-	R8	P164	G18	631
1/0		_		-	R7	P165	F19	634
GND	P100	P110	P122	P142	GND*	P166	GND*	
I/O	† · · · · · · ·			. 1-74	R6	P167	F18	637
1/0	+		-	-	R5	P168	E19	640
10	<u> </u>	÷	-	P143	V5	P169	D20	643
<u>vo</u>	+ -	 	<u> </u>	P144	V4	P170	E18	646
vo .	ٺ	P111	P123	P144	U5	P170	D19	649
1/0	H :	P1112	P123	P146	T6	P172	C20	652
I/O (D1)	P101	P112	P124	P146	V3	P172	E17	655
	1 ,01			1 171	+		+	658
I/O (FICER, RDY/BUSY)	P102	P114	P126	P148	V2	P174	D18	U36
I/O	P103	P115	P127	P149	U4	P175	C19	667
		P116	P128	P149	T5	P176	B20	670
I/O (DO DIN)	P104	P116	P128	P150	U3	P177	C18	673
I/O (D0, DIN)	P105			P153		P178		
I/O, SGCK4 †,	P106	P118	P130	P152	T4	P178	B19	676
GCK6 †† (DOUT)	-	D-45	D101	Darro	114	D170	Ann	
CCLK	P107	P119	P131	P153	V1	P179	A20	
VCC	P108	P120	P132	P154	VCC*	P180	ACC.	-
O, TDO	P109	P121	P133	P159	U2	P181	A19	0
GND	P110	P122	P134	P160	GND*	P182	GND*	-
I/O (A0, WS)	P111	P123	P135	P161	T3	P183	B18	2
I/O, PGCK4 †.	P112	P124	P136	P162	U1	P184	B17	5
GCK7 †† (A1)	L	L						
VO	P113	P125	P137	P163	P3	P185	C17	8
VO	P114	P126	P138	P164	R2	P186	D16	11
I/O (CS1, A2)	P115	P127	P139	P165	T2	P187	A18	14
	I DITE	P127	P139	P165	T2	P187	A18	14

XC4020E/XI. Pad Name	HT 14411	PQ 1 8011	HT 17611	HQ208† PQ208††	PG 2231	HQ240† PQ24011	BG 25811	Bndry
VO	1,44()	10011	1.011	- drivell	P4	P189	C16	26
1/0	+ :	-	H		N4	P190	B16	29
VO	P117	P129	P141	P167	P2	P191	A16	32
VO	1	P130	P142	P168	T1	P192	C15	35
vo —	+	F 130	172	P169	R1	P193	B15	38
VO	+	<u> </u>	<u> </u>	P170	N2	P194	A15	41
GND	P118	P131	P143	P171	GND.	P196	GND.	-71
VO	P119	P132	P144	P172	P1	P197	B14	44
vo	P120	P133	P145	P173	N1	P198	A14	47
<u>vo</u>	1 .	7 133			M4	P199	C13	50
vo	 	H	H:-		1.4	P200	B13	53
vcc	+÷	H-i-			VCC*	P200	VCC*	33
VO	+ :	÷		- :			A13	56
10	+-	 	<u> </u>		-		D12	59
	P121	P134	P146	P174	M2	P202	C12	62
VO (A4)			P147		Mi			65
I/O (A5)	P122	P135		P175		P203	B12	
<u>/O</u>	<u> </u>		P148	P176	L3	P205	A12	68
NO	<u> </u>	P136	P149	P177	L2	P206	B11	71
VO (A21) ††	P123	P137	P150	P178	L1	P207	C11	74
I/O (A20) ††	P124	P138	P151	P179	K1	P208	A11	77
I/O (A6)	P125	P139	P152	P180	K2	P209	A10	80
I/O (A7)	P126	P140	P153	P181	КЗ	P210	B10	83
GND	P127	P141	P154	P182	GND*	P211	GND*	

6/24/97

† = E only †† = XL only

Additional XC4020E/XL Package Pins

PQ/HQ208

		N.C.	Pins		
P1	P3	P51	P52	P53	P54
P102	P104	P105	P107	P155	P156
P157	P158	P206	P207	P208	•

5/5/97

PG223

		VCC	Pins		
D3	D10	D16	J4	J15	R4
R10	R15	-	-	-	-
		GND	Pins		
C7	C12	D4	D9	D15	G3
G16	K4	K15	M3	M16	R3
R9	R16	T7	T12	-	-

5/5/97

PQ/HQ240

		GND	Pins		
P22‡	P37‡	P83‡	P98‡	P143‡	P158‡
P204‡	P219‡			-	-
		N.C.	Pins		
P195	-		-	-	-
3/9/97					

‡ Pins marked with this symbol are used for Ground connections on some revisions of the device. These pins may not physically connect to anything on the current device revision. However, they should be externally connected to Ground, if possible.

BG256

		VCC	Pins		
C14	D6	D7	D11	D14	D15
E20	F1	F4	F17	G4	G17
K4	L17	P4	P17	P19	R2
Fl4	R17	U6	U7	U10	U14
U15	V7	W20	-		-
		GND	Pins		
A1	B7	D4	D8	D13	D17
G20	H4	H17	N3	N4	N17
Ų4	U8	U13	U17	W14	•

6/17/97

Pin Locations for XC4025E, XC4028EX/XL Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC4000 Series data sheet for availability information.

XC4025E, XC4028 EX/XL Pad Name	HQ 160 	HQ 206‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
VCC	P142	P183	VCC*	P212	VCC*	VCC*	P38	VCC*	•
1/O (A8)	P143	P184	J3	P213	C10	K2	P37	D14	98
I/O (A9)	P144	P185	J2	P214	D10	КЗ	P36	C14	101
I/O (A19) ‡	P145	P186	J1	P215	A9	K5	P35	A15	104
I/O (A18) ‡	P146	P187	H1	P216	89	K4	P34	B15	107
1/0	-	P188	H2	P217	C9	J1	P33	C15	110
1/0	-	P189	НЗ	P218	D9	J2	P32	D15	113
I/O (A10)	P147	P190	G1	P220	A8	H1	P31	A16	116
I/O (A11)	P148	P191	G2	P221	B8	J3	P30	B16	119
GND	-	•	-	-	GND*	GND*	-	GND*	-
1/0	-	-	-		ļ . -	J4	P29	C16	122
1/0	-	-	-	-	-	J5	P28	B17	125
1/0	-	-	-	_ •	C8	H2	P27	C17	128
1/0	•	<u> </u>		-	A7	G1	P26	B18	131
VCC	-	-	VCC*	P222	VCC*	VCC*	P25	VCC*	104
1/0		-	H4	P223		H3	P23	C18	134
VO	P149	- P192	G4 F1	P224	C7 B6	G2 H4	P22 P21	D17 A20	137
1/0	P149	P192	E1	P225	A5	F2	P21	B19	143
GND	P150	P193	GND*	P226	GND*	GND*	P19	GND,	143
I/O	101	r 134	GIND	7221	GNU	H5	P19	C19	146
1/0	H:-	<u> </u>				G3	P17	D18	149
1/0	-	P195	F2	P228	C6	D1	P16	A21	152
1/0	-	P196	D1	P229	B5	G4	P15	B20	155
I/O	P152	P197	C1	P230	A4	E2	P14	C20	158
I/O	P153	P198	E2	P231	C5	F3	P13	B21	161
I/O (A12)	P154	P199	F3	P232	B4	G5	P12	B22	164
I/O (A13)	P155	P200	D2	P233	A3	C1	P10	C21	167
GND	-	-	-		GND*	GND*	-	GND*	-
VCC	-	-			VCC*	VCC*	_	VCC*	-
1/0	-	-		-		F4	P9	D20	170
1/0	-		-	-	-	E3	P8	A23	173
1/0	-	-	F4	P234	D5	D2	P7	D21	176
1/0	-	-	E4	P235	C4	C2	P6	C22	179
1/0	P156	P201	B1	P236	B3	F5	P5	B24	182
1/0	P157	P202	E3	P237	B2	E4	P4	C23	185
I/O (A14)	P158	P203	C2	P238	A2	D3	P3	D22	188
I/O, SGCK1 †, GCK8 ‡ (A15)	P159	P204	82	P239	СЗ	СЗ	P2	C24	191
VCC	P160	P205	VCC*	P240	ACC.	VCC*	P1	VCC*	-
GND	P1	P2	GND*	P1	GND*	GND*	P304	GND*	•
I/O, PGCK1 †, GCK1 ‡ (A16)	P2	P4	СЗ	P2	B1	D4	P303	D23	194
I/O (A17)	P3	P5	C4	P3	C2	B2	P302	C25	197
1/0	P4	P6	B3	P4	Đ2	B3	P301	D24	200
1/0	P5	P7	C5	P5	D3	E6	P300	E23	203
I/O, TDI	P6	P8	A2	P6	E4	D5	P299	C26	206
I/O, TCK	P7	P9	B4	P7	C1	C4	P298	E24	209
1/0	<u> </u>	-	<u> </u>	-		A3	P297	F24	212
1/0		<u> </u>	ļ			D6	P296	E25	215
VCC	 - -	<u> </u>	•		VCC*	VCC*	-	VCC*	-
GND	-	-		-	GND*	GND*	D005	GND*	040
1/0	P8	P10	C6	P8	D1	E7	P295	D26	218
1/0	P9	P11	A3	P9	E3	84	P294	G24	221
1/0		P12	B5	P10	E2	C5	P293	F25	224
1/0	•	P13	B6	P11	E1	A4	P292	F26	227
1/0	<u> </u>		D5	P12	F3	D7	P291	H23	230
1/0	<u> </u>	<u> </u>	D6	P13	F2	C6	P290	H24	233
1/0	-		1 -	-	-	E8	P289	G25	236

XC4025E, XC4028 EX/XL	HQ 160††	HQ 206‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
Pad Name		_	_	_		B5	P288	G26	239
GND	P10	P14	GND*	P14	GND*	GND.	P287	GND*	239
I/O	P11	P15	A4	P15	G3	B6	P286	J23	242
1/0	P12	P16	A5	P16	G2	D8	P285	J24	245
I/O, TMS	P13	P17	B7	P17	G1	C7	P284	H25	248
1/0	P14	P18	A6	P18	H3	B7	P283	K23	251
VCC	- 1	- 10	ACC.	P19	VCC*	VCC*	P282	VCC*	-
1/0			D7	P20	H2	C8	P280	K24	254
1/0	-		D8	P21	H1	E9	P279	J25	257
1/0			-		- 111	A7	P278	L24	260
i/O	-		-			D9	P277	K25	263
GND	-		-	P22	GND*	GND*		GND*	
1/0	-	-	-	-	J4	B8	P276	L25	266
1/0	-		-	-	J3	A8	P275	L26	269
1/0	-	P19	C8	P23	J2	C9	P274	M23	272
1/0	-	P20	A7	P24	J1	B9	P273	M24	275
1/0	P15	P21	88	P25	K2	E10	P272	M25	278
1/0	P16	P22	AB	P26	K3	A9	P271	M26	281
1/0	P17	P23	89	P27	K1	D10	P270	N24	284
1/0	P18	P24	C9	P28	Li	C10	P269	N25	287
GND	P19	P25	GND*	P29	GND*	GND*	P268	GND*	
VCC	P20	P26	ACC.	P30	VCC*	VCC*	P267	VCC*	-
1/0	P21	P27	C10	P31	12	B10	P266	N26	290
1/0	P22	P28	B10	P32	L3	B11	P265	P25	293
1/0	P23	P29	A9	P33	L4	C11	P264	P23	296
1/0	P24	P30	A10	P34	M1	E11	P263	P24	299
1/0	-	P31	A11	P35	M2	D11	P262	R26	302
1/0		P32	C11	P36	M3	A12	P261	R25	305
1/0	-				M4	B12	P260	R24	308
1/0	-	-	-	-	-	A13	P259	R23	311
GND	 	-	-	P37	GND*	GND*		GND*	-
1/0	-		-	-	-	C12	P258	T26	314
1/0	-		-	-	-	D12	P257	T25	317
1/0	l -	_	D11	P38	N1	E12	P256	T23	320
1/0	-	-	D12	P39	N2	B13	P255	V26	323
VCC	-	-	VCC*	P40	VCC*	VCC*	P253	VCC*	-
1/0	P25	P33	B11	P41	P1	A14	P252	U24	326
1/0	P26	P34	A12	P42	P2	C13	P251	V25	329
1/0	P27	P35	B12	P43	R1	B14	P250	V24	332
1/0	P28	P36	A13	P44	P3	D13	P249	U23	335
GND	P29	P37	GND*	P45	GND*	GND*	P248	GND*	-
1/0	-		-	-	-	B15	P247	Y26	338
1/0	-	-	-	-	-	E13	P246	W25	341
1/0	-	-	D13	P46	T1	C14	P245	W24	344
1/0	-		D14	P47	R3	A17	P244	V23	347
1/0	١.	P38	B13	P48	T2	D14	P243	AA26	350
1/0	-	P39	A14	P49	U1	B16	P242	Y25	353
1/0	P30	P40	A15	P50	T3	C15	P241	Y24	356
1/0	P31	P41	C13	P51	U2	E14	P240	AA25	359
GND	-	-	-		GND*	GND*	-	GND*	-
VCC	-	-	-	-	VCC*	VCC*	-	VCC*	
1/0	-	-	-			A18	P239	AB25	362
1/0	-	-	-			D15		AA24	365
1/0	P32	P42	B14	P52	V1	C16	P237		368
1/0	P33	P43	A16	P53	T4	B17	P236		371
1/0	P34	P44	B15	P54	U3	B18	P235	AA23	374
1/0	P35	P45	C14	P55	V2	E15	P234	AB24	377
1/0	P36	P46	A17	P56	W1	D16	P233	AD25	380
I/O, SGCK2 †,	P37	P47	B16	P57	V3	C17	P232	AC24	383
GCK2 ‡	Dan	D40	012	Des	14.00	400	DCC	APOC	000
O (M1)	P38	P48	C15	P58	W2	A20	P231	AB23	386
GND	P39	P49	GND.	P59	GND*	GND"	P230	GND*	· •



XC4025E,	ш	но	DC.	но.	BG	200	HQ	BG	Da.da.
XC4028 EX/XL	HQ 160††	208‡	PG 223†	HQ 240	256††	PG 299	304	352‡	Bndry Scan
Pad Name	P40	P50	140	P60	Y1	C18	P229	AD24	000
I (M0) VCC	P40	P55	A18 VCC*	P61	VCC*	VCC*	P228	VCC*	389
I (M2)	P42	P56	C16	P62	W3	D17	P227	AC23	390
1/0,	P43	P57	B17	P63	Y2	B19	P226	AE24	391
PGCK2 †,									
GCK3 ‡	D44	DEC	F40	504	10/4	040	Door	ADDO	004
I/O (HDC)	P44 P45	P58 P59	E16	P64 P65	W4 V4	C19 F16	P225 P224	AD23 AC22	394 397
1/0	P46	P60	D17	P66	U5	E17	P223	AF24	400
1/0	P47	P61	B18	P67	Y3	D18	P222	AD22	403
I/O (LDC)	P48	P62	E17	P68	Y4	C20	P221	AE23	406
1/0	-	•	-	-	•	F17	P220	AE22	409
1/0	-	-		-	-	G16	P219	AF23	412
VCC GND	-	•	•	-	VCC*	VCC*	-	VCC*	-
I/O	P49	P63	F16	P69	V5	D19	P218	AD20	415
1/0	P50	P64	C18	P70	W5	E18	P217	AE21	418
1/0	-	P65	D18	P71	Y5	D20	P216	AF21	421
I/O	•	P66	F17	P72	V6	G17	P215	AC19	424
1/0	<u> </u>	-	E15	P73	W6	F18	P214	AD19	427
1/0		-	F15_	P74	Y6	H16	P213	AE20	430
I/O I/O			-	-	•	E19 F19	P212 P211	AF20 AC18	433 436
GND	P51	P67	GND*	P75	GND*	GND*	P210	GND*	430
1/0	P52	P68	E18	P76	W7	H17	P209	AD18	439
1/0	P53	P69	F18	P77	Y7	G18	P208	AE19	442
I/O	P54	P70	G17	P78	V8	G19	P207	AC17	445
1/0	P55	P71	G18	P79	W8	H18	P206	AD17	448
VCC	-	-	VCC*	P80	VCC*	VCC*	P204	VCC*	-
1/0	-	P72	H16	P81 P82	Y8 U9	J16 G20	P203 P202	AE18	451 454
1/0	-	-			, Oa	J17	P201	AE17	457
1/0		-	-	-		H19	P200	AE16	460
GND	-	-	-	P83	GND*	GND*	•	GND*	-
1/0	-	-	•	•	_V9	H20	P199	AF16	463
1/0	-	-	•	•	W9	J18	P198	AC15	466
1/0	-	-	G15	P84	Y9	J19	P197	AD15	469
1/0	P56	P74	H15 H18	P85 P86	W10 V10	K16 J20	P196	AE15	472 475
1/0	P57	P75	J18	P87	Y10	K17	P194	AD14	478
1/0	P58	P76	J17	P88	Y11	K18	P193	AE14	481
I/O (INIT)	P59	P77	J16	P89	W11	K19	P192	AF14	484
VCC	P60	P78	VCC*	P90	VCC*	VCC*	P191	VCC*	-
GND	P61	P79	GND*	P91	GND*	GND*	P190	GND*	-
1/0	P62	P80	K16	P92	V11	L19	P189	AE13	487
1/0	P63	P81 P82	K17 K18	P93	U11 Y12	L18	P188	AC13 AD13	490
1/0	P65	P83	L18	P95	W12	L17	P186	AF12	496
1/0		P84	L17	P96	V12	M20	P185	AE12	499
1/0	-	P85	L16	P97	U12	M19	P184	AD12	502
I/O	-	-		-	Y13	N20	P183	AC12	505
1/0	-		•	•	W13	M18	P182	AF11	508
GND	ļ <u>-</u>	-	-	P98	GND*	GND*	-	GND*	-
1/0	· ·	-	-		-	M17	P181	AE11	511
1/0		-	L15	P99	٠V13	M16 N19	P180 P179	AD11	514 517
1/0	 	-	M15	P100	Y14	P20	P178	AD10	520
VCC	-	-	VCC*	P101	VCC*	ACC.	P177	VCC*	-
1/0	P66	P86	M18	P102	Y15	N18	P175	AE9	523
1/0	P67	P87	M17	P103	V14	P19	P174	AD9	526
1/0	P68	P88	N18	P104	W15	N17	P173	AC10	529
	P69	P89 P90	P18	P105	Y16	R19	P172	AF7	532
1/0			GND*	P106	GND*	GND*	P171	GND*	
GND	P70		_	_	_	I N16	P170		535
GND I/O	<u> </u>	-	-	-	-	N16	P170 P169	AE8	535 538
GND I/O I/O				- - P107	-	N16 P18 U20	P170 P169 P168	AE8 AD8 AC9	535 538 541
GND I/O	-		-	•		P18	P169	AĎ8	538

XC4025E.	_								
XC4028 EX/XL Pad Name	HQ 160 11	HQ 208‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
1/0	-	P92	R18	P110	V16	R18	P165	AD7	550
1/0	P71	P93	T18	P111	W17	P16	P164	AE6	553
1/0	P72	P94	P17	P112	Y18	V20	P163	AE5	556
GND	-	-	-	-	GND*	GND*	-	GND*	
VCC	-		-		VCC*	VCC*	-	VCC*	-
1/0	-	-	-	-	-	R17	P162	AD6	559
1/0	-	-	-	-		T18	P161	AC7	562
1/0	P73	P95	N16	P113	U16	U19	P160	AF4	565
I/O	P74	P96	T17	P114	V17	V19	P159	AF3	568
1/0	P75	P97	R17	P115	W18	R16	P158	AD5	571
1/0	P76	P98	P16	P116	Y19	T17	P157	AE3	574
1/0	P77	P99	U18	P117	V18	U18	P156	AD4	577
I/O, SGCK3 †, GCK4 ‡	P78	P100	T16	P118	W19	X20	P155	AC5	580
GND	P79	P101	GND*	P119	GND*	GND*	P154	GND*	-
DONE	P80	P103	U17	P120	Y20	V18	P153	AD3	-
VCC	P81	P106	VCC*	P121	VCC*	VCC*	P152	VCC*	
PRO- GRAM	P82	P108	V18	P122	V19	U17	P151	AC4	-
I/O (D7)	P83	P109	T15	P123	U19	W19	P150	AD2	583
I/O, PGCK3 †, GCK5 ‡	P84	P110	U16	P124	U18	W18	P149	AC3	586
1/0	P85	P111	T14	P125	T17	T15	P148	AB4	589
1/0	P86	P112	U15	P126	V20	U16	P147	AD1	592
1/0	•	-	R14	P127	U20	V17	P146	AA4	595
1/0	-	-	R13	P128	T18	X18	P145	AA3	598
1/0	•	-	-	-	-	U15	P144	AB2	601
1/0	-	<u> </u>	-	-	-	T14	P143	AC1	604
VCC	-	-		-	VCC*	VCC*	-	VCC*	-
GND	•		-	-	GND*	GND*	-	GND*	
I/O (D6)	P87	P113	V17	P129	T19	W17	P142	Y3	607
1/0	P88	P114	V16	P130	T20	V16	P141	AA2	610
1/0	P89	P115	T13	P131	R18	X17	P140	AA1	613
VO	P90	P116	U14	P132	R19	U14	P139	W4	616
1/0	-	P117	V15	P133	R20	V15	P138	W3	619
1/0	-	P118	V14	P134	P18	T13	P137	Y2	622
1/0	-	-	-	•	-	W16	P136	Y1 V4	625
1/0	-	D440	OND	-	OND:	W15	P135		628
GND	P91	P119	GND*	P135	GND*	GND*	P134	GND*	631
1/0	•	-	R11	P136 P137	N18	U13 V14	P133 P132	V3 W2	634
	700	P120	_	_				U4	
1/0	P92 P93	P120	U13	P138	N19 N20	W14 V13	P131	U3	637 640
VCC	P93	FIZI	VCC*	P140	VCC*	VCC*	P130	VCC*	
I/O (D5)	P94	P122	U12	P141	M17	T12	P127	V2	643
I/O (CSO)	P95	P123	V12	P142	M18	X14	P126	V2 V1	646
1/0 (030)		F 120	V 12	F 142	-	U12	P125	U2	649
1/0	-	-		-	-	W13	P125	T2	652
GND		-	H .	P143	GND*	GND*	1 124	GND*	-
I/O	-	-			-	X13	P123	T1	655
1/0	<u> </u>	-:	⊢ : −	-	M19	V12	P122	R4	658
1/0	H	P124	T11	P144	M20	W12	P121	R3	661
1/0	-	P125	U11	P145	L19	T11	P120	R2	664
1/0	P96	P126	V11	P146	L18	X12	P119	R1	667
1/0	P97	P127	V10	P147	L20	U11	P118	P3	670
I/O (D4)	P98	P128	U10	P148	K20	V11	P117	P2	673
		P129	T10	P149	K19	W11	P116	P1	676
1/0	P99				VCC*	VCC*	P115	VCC*	-
	P100	P130	VCC*	P150					
1/0			VCC*	P150	GND*	GND*	P114	GND*	-
VCC GND	P100	P130		_			P114 P113	GND* N2	679
VCC GND I/O (D3)	P100 P101	P130 P131	GND*	P151	GND*	GND*		_	_
VCC GND	P100 P101 P102	P130 P131 P132	GND* T9	P151 P152	GND* K18	GND* W10	P113	N2	679
I/O VCC GND I/O (D3) I/O (RS)	P100 P101 P102 P103 P104	P130 P131 P132 P133	GND* T9 U9	P151 P152 P153 P154	GND* K18 K17	GND* W10 V10	P113 P112	N2 N4	679 682
VO VCC GND I/O (D3) I/O (RS)	P100 P101 P102 P103	P130 P131 P132 P133 P134	GND* T9 U9 V9	P151 P152 P153	GND* K18 K17 J20	GND* W10 V10 T10	P113 P112 P111	N2 N4 N3	679 682 685
VO VCC GND I/O (D3) VO (RS) I/O	P100 P101 P102 P103 P104 P105	P130 P131 P132 P133 P134 P135	GND* T9 U9 V9 V8	P151 P152 P153 P154 P155	GND* K18 K17 J20 J19	GND* W10 V10 T10 U10	P113 P112 P111 P110	N2 N4 N3 M1	679 682 685 688

XC4025E, XC4028 EX/XL Pad Name	HQ 160††	HQ 208‡	PG 223†	HQ 240	BG 25 6 	PG 299	HQ 304	BG 352‡	Bndry Scan
/0	ľ			-		V9	P106	L1	700
GND	-	-	-	P158	GND*	GND*	-	GND*	-
/0	-	-	-	-	-	U9	P105	L2	703
1/0	-	-	-	-		T9	P104	L3	706
/O (D2)	P106	P138	V7	P159	H19	W8	P103	J1	709
/O	P107	P139	U7	P160	H18	X7	P102	КЗ	712
VCC	-	-	VCC*	P161	VCC*	VCC*	P101	VCC*	
1/0	P106	P140	V6	P162	G19	V8	P99	J2	715
/0	P109	P141	U6	P163	F20	W7	P98	J3	718
VO	- 100	1 141	R8	P164	G18	U8	P97	K4	721
1/0	-	-	R7	P165	F19	W6	P96	G1	724
GND	P110	P142	GND*	P166	GND*	GND.	P95	GND*	- 124
	FIIO	F142	GIND	F 100	GIND	TB	P94	H2	727
1/0	•	-	ļ		<u> </u>				
1/0	•			-	L -:-	V7	P93	H3	730
1/0	•	-	R6	P167	F18	X4	P92	J4	733
1/0	<u> </u>	-	R5	P168	E19	U7	P91	F1	736
1/0	<u> </u>	P143	V5	P169	D20	W5	P90	G2	739
/0	•	P144	V4	P170	E18	V6	P89	G3	742
1/0	P111	P145	U5	P171	D19	T7	P88	F2	745
I/O	P112	P146	T6	P172	C20	ХЗ	P87	E2	748
GND	•	-	-	-	GND*	GND*	•	GND*	•
VCC	-	-	١.	١.	VCC*	VCC*	-	VCC*	٠.
I/O (D1)	P113	P147	V3	P173	E17	U6	P86	F3	751
O RCLK	P114	P148	V2	P174	D18	V5	P85	G4	754
RDY/ BUSY)	- 114	1 140	**	' '/-	D10	*3	100		,,,,
1/0	-	-	-	-	_	W4	P84	D2	757
1/0			-	-	-	W3	P83	F4	760
1/0	P115	P149	U4	P175	C19	T6	P82	E3	763
				P176			P81		
1/0	P116	P150	T5	P176	820	U5		C2	766
I/O (D0, DIN)	P117	P151	U3		C18	V4	P80	D3	769
I/O, SGCK4 †, GCK6 ‡ (DOUT)	P118	P152	T4	P178	B19	X1	P79	E4	772
CCLK	P119	P153	V1	P179	A20	V3	P78	СЗ	
VCC	P120	P154	VCC*	P180	VCC*	VCC*	P77	ACC.	-
O, TDO	P121	P159	U2	P181	A19	U4	P76	D4	0
GND	P122	P160	GND*	P182	GND*	GND*	P75	GND*	-
I/O (A0, WS)	P123	P161	Т3	P183	B18	W2	P74	В3	2
I/O, PGCK4 †, GCK7 ‡ (A1)	P124	P162	U1	P184	B17	V2	P73	C4	5
1/0	P125	P163	P3	P185	C17	R5	P72	D5	8
1/0	P126	P164	R2	P186	D16	T4	P71	A3	11
I/O (CS1, A2)	P127	P165	T2	P187	A18	U3	P70	D6	14
I/O (A3)	P128	P166	N3	P188	A17	V1	P69	C6	17
			-	1 -	-	R4	P68	B5	20
	l -			1 1	-	P5	P67	A4	23
1/0	-	-	- -	-					
I/O I/O	-	-	-	-	VCC*		-		
I/O I/O VCC	-	-	-	-	VCC*	VCC*	-	VCC*	-
I/O I/O VCC GND	-	-		-	VCC*	VCC*	-	VCC*	-
I/O I/O VCC GND I/O	-	-	- - P4	- - P189	VCC* GND* C16	VCC* GND* U2	- - P66	VCC* GND* C7	26
I/O I/O VCC GND I/O	-	-	- P4 N4	P189	VCC* GND* C16 B16	VCC* GND* U2 T3	P66	VCC* GND* C7 B6	26 29
I/O I/O VCC GND I/O I/O	- - - - P129	- - - P167	- P4 N4 P2	- P189 P190 P191	VCC* GND* C16 B16 A16	VCC* GND* U2 T3 U1	P66 P65 P64	VCC* GND* C7 B6 A6	26 29 32
I/O I/O VCC GND I/O I/O I/O I/O I/O	-	- - - P167 P168	P4 N4 P2 T1	P189 P190 P191 P192	VCC* GND* C16 B16 A16 C15	VCC* GND* U2 T3 U1 P4	P66 P65 P64 P63	VCC* GND* C7 B6 A6 D8	26 29 32 35
I/O I/O VCC GND I/O I/O I/O I/O I/O	- - - - P129	- - - P167	- P4 N4 P2	- P189 P190 P191	VCC* GND* C16 B16 A16	VCC* GND* U2 T3 U1	P66 P65 P64 P63 P62	VCC* GND* C7 B6 A6	26 29 32
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O	- - - - P129 P130	- - - P167 P168	P4 N4 P2 T1	P189 P190 P191 P192	VCC* GND* C16 B16 A16 C15	VCC* GND* U2 T3 U1 P4	P66 P65 P64 P63	VCC* GND* C7 B6 A6 D8	26 29 32 35
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129	P167 P168 P169	P4 N4 P2 T1	P189 P190 P191 P192 P193	VCC* GND* C16 B16 A16 C15 B15	VCC* GND* U2 T3 U1 P4 R3	P66 P65 P64 P63 P62	VCC* GND* C7 B6 A6 D8 B7	26 29 32 35 38
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129	P167 P168 P169	P4 N4 P2 T1	P189 P190 P191 P192 P193 P194 P195	VCC* GND* C16 B16 A16 C15 B15 A15	VCC* GND* U2 T3 U1 P4 R3 N5 T2	P66 P65 P64 P63 P62 P61 P60	VCC* GND* C7 B6 A6 D8 B7 A7 D9	26 29 32 35 38 41 44
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129 P130	P167 P168 P169 P170	- P4 N4 P2 T1 R1 N2	P189 P190 P191 P192 P193 P194 P195	VCC* GND* C16 B16 A16 C15 B15 A15	VCC* GND* U2 T3 U1 P4 R3 N5 T2 R2	P66 P65 P64 P63 P62 P61 P60 P59	VCC* GND* C7 B6 A6 D8 B7 A7 D9 C9	26 29 32 35 38 41 44 47
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129 P130 	P167 P168 P169 P170	P4 N4 P2 T1 R1 N2	P189 P190 P191 P192 P193 P194 P195	VCC* GND* C16 B16 A16 C15 B15 A15 - - GND*	VCC* GND* U2 T3 U1 P4 R3 N5 T2 R2 GND*	P66 P65 P64 P63 P62 P61 P60 P59	VCC* GND* C7 B6 A6 D8 B7 A7 D9 C9 GND*	26 29 32 35 38 41 44 47
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129 P130 	P167 P168 P169 P170 	P4 N4 P2 T1 R1 N2 	P189 P190 P191 P192 P193 P194 P195 - P196 P197	VCC* GND* C16 B16 A16 C15 B15 A15 - GND* B14	VCC* GND* U2 T3 U1 P4 R3 N5 T2 R2 GND*	P66 P65 P64 P63 P62 P61 P60 P59 P58 P57	VCC* GND* C7 B6 A6 D8 B7 A7 D9 C9 GND*	26 29 32 35 38 41 44 47 -
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129 P130 - - - - - - - - - - - - - - - - - - -	P167 P168 P169 P170 		P189 P190 P191 P192 P193 P194 P195 - P196 P197 P198	VCC* GND* C16 B16 A16 C15 B15 A15 - GND* B14 A14	VCC* GND* U2 T3 U1 P4 R3 N5 T2 R2 GND*	P66 P65 P64 P63 P62 P61 P60 P59 P58 P57 P56	VCC* GND* C7 B6 A6 D8 B7 A7 D9 C9 GND* B8 D10	26 29 32 35 38 41 44 47 - 50 53
I/O I/O VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P129 P130 	P167 P168 P169 P170 	P4 N4 P2 T1 R1 N2 	P189 P190 P191 P192 P193 P194 P195 - P196 P197	VCC* GND* C16 B16 A16 C15 B15 A15 - GND* B14	VCC* GND* U2 T3 U1 P4 R3 N5 T2 R2 GND*	P66 P65 P64 P63 P62 P61 P60 P59 P58 P57	VCC* GND* C7 B6 A6 D8 B7 A7 D9 C9 GND*	26 29 32 35 38 41 44 47 -

XC4025E, XC4028 EX/XL Pad Name	HQ 160 11	HQ 206‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
VO		-	-	•	A13	M5	P51	A9	62
1/0	-	-	-	-	D12	P1	P50	D11	65
<i>V</i> O	-	-	-	-	-	M4	P49	B11	68
I/O	•	-	-	-	-	N2	P48	A11	71
GND	•	-	-		GND*	GND*	•	GND*	-
I/O (A4)	P134	P174	M2	P202	C12	N1	P47	D12	74
I/O (A5)	P135	P175	M1	P203	B12	M3	P46	C12	77
1/0	-	P176	L3	P205	A12	M2	P45	B12	80
1/0	P136	P177	L2	P206	B11	L5	P44	A12	83
I/O (A21) ‡	P137	P178	L1	P207	C11	M1	P43	C13	86
I/O (A20) ‡	P138	P179	K1	P208	A11	L4	P42	B13	89
I/O (A6)	P139	P180	K2	P209	A10	L3	P41	A13	92
I/O (A7)	P140	P181	КЗ	P210	B10	L2	P40	B14	95
GND	P141	P182	GND*	P211	GND*	GND*	P39	GND*	-

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.

† = E only

†† = XL only

‡ = EX, XL only

Additional XC4025E, XC4028EX/XL Package Pins

HQ208

N.C. Pins									
P1	P52	P102	P107	P157	P207				
P3	P53	P104	P155	P158	P208				
P51	P54	P105	P156	P206					

PG223

VCC	Pina	
D10	D16	J4
R4	R10	R15
GND	Pins	
C12	D4	D9
G3	G16	K4
MЗ	M16	R3
R16	177	T12
	D10 R4 GND C12 G3 M3	R4 R10 GND Pins C12 D4 G3 G16 M3 M16

5/9/97

HQ240

GND	Pine
P204	P219
5/0/07	

Note: These pins may be N.C. for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.



	VCC	Pins	
C14	D6	D7	D11
D14	D15	E20	F1
F4	F17	G4	G17
K4	L17	P4	P17
P19	R2	FI4	R17
U6	U7	U10	U14
U15	V7	W20	-
	GND	Pins	
A1	B7	D4	D8
D13	D17	G20	H4
H17	N3	N4	N17
U4	U8	U13	U17
W14		-	-

	VCC	Pins	
A2	A6	A11	A16
B20	E1	E5	F20
K1	L20	R1	T16
T20	W1	X5	X10
X15	X19		
	GND	Pins	
A5	A10	A15	A19
B1	E16	E20	F1
K20	L1	R20	T1
T5	W20	X2	X6
X11	X16	-	-

		N.C. Pins		
P11	P53	P128	P205	P281
P24	P100	P176	P254	

Note: In XC4025 (no extension) devices in the HQ304 package, P101 is a No Connect (N.C.) pin. P101 is Vcc in XC4025E and XC4025EX/XL devices. Where necessary for compatibility, this pin can be left unconnected.

		VCC	Pins		
A10	A17	B2	B25	D7	D13
D19	G23	H4	K1	K26	N23
P4	U1	U26	W23	Y4	AC8
AC14	AC20	AE2	AE25	AF10	AF17
		GND	Pins		•
A1	A2	A5	A8	A14	A19
A22	A25	A26	B1	B26	E1
E26	H1	H26	N1	P26	W1
W26	AB1	AB26	AE1	AE26	AF1
AF2	AF5	AF8	AF13	AF19	AF22
AF25	AF26	-		-	
		N.C.	Pins		
A18	A24	B4	B10	B23	C1
C5	C8	C11	D1	D16	D25
F23	J26	K2	L4	L23	T3
T4	T24	U25	AB3	AC2	AC6
AC11	AC16	AC21	AC25	AD16	AD21
AD26	AE4	AE10	-	-	-

Pin Locations for XC4036EX/XL

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC4000 Series data sheet for availability information.

XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name	160††	20011	240	304	352	411	432	Scan
VCC	P142	P183	P212	P38	VCC*	vc	VCC*	
I/O (A8)	P143	P184	P213	P37	D14	W3	D17	110
I/O (A9)	P144	P185	P214	P36	C14	Y2	A17	113
I/O (A19)	P145	P186	P215	P35	A15	V4	C18	116
I/O (A18)	P146	P187	P216	P34	B15	T2	D18	119
1/0	-	P188	P217	P33	C15	5	B18	122
1/0	-	P189	P218	P32	D15	V6	A19	125
I/O (A10)	P147	P190	P220	P31	A16	U3	B19	128
I/O (A11)	P148	P191	P221	P30	B16	R1	C19	131
VCC	-	-	-	-	ACC.	VCC*	ACC.	-
GND	-	-	-	-	GND*	GND*	GND*	-
1/0	-	-		P29	C16	U5	D19	134
1/0	-	-	-	P28	B17	T4	A20	137
1/0		-	-	-	D16	P2	B20	140
I/O	-	-	-	-	A18	N1	C20	143
I/O	1 -	-	-	P27	C17	R5	C21	146
I/O	-	-	-	P26	B18	M2	A22	149
VCC	-	-	P222	P25	VCC*	VCC*	VCC*	-
1/0	-	-	P223	P23	C18	L3	B22	152
I/O	-	-	P224	P22	D17	T6	C22	155
1/0	P149	P192	P225	P21	A20	N5	B23	158
VO	P150	P193	P226	P20	B19	M4	A24	161
GND	P151	P194	P227	P19	GND*	GND*	GND*	-
1/0	-	-	-	P18	C19	K2	D22	164
VO			-	P17	D18	K4	C23	167
1/0	-	P195	P228	P16	A21	P6	B24	170
VO	-	P196	P229	P15	B20	M6	C24	173
VO.	P152	P197	P230	P14	C20	J3	A26	176
VO	P153	P198	P231	P13	B21	H2	C25	179
I/O (A12)	P154	P199	P232	P12	B22	H4	D24	182

XC4036EX/XL Pad Name	PQ 16011	HQ 20811	HQ 240	HQ 304	8G 352	PG 411	BG 432	Bndry Scan
I/O (A13)	P155	P200	P233	P10	C21	G3	B26	185
GND	-	-		-	GND*	GND*	GND*	•
VCC	-	-	-	-	VCC*	vcc.	ACC.	•
1/0	-	-	•	P9	D20	K6	A27	188
1/0	-		-	P8	A23	G1	D25	191
1/0	-	-	-	-	A24	E1	C26	194
1/0	-	-		-	B23	E3	B27	197
1/0	-		P234	P7	D21	J 7	C27	200
1/0	-	-	P235	P6	C22	H6	B28	203
VO	P156	P201	P236	P5	B24	СЗ	D27	206
1/0	P157	P202	P237	P4	C23	D2	B29	209
I/O (A14)	P158	P203	P238	P3	D22	E5	C28	212
I/O, GCK8 (A15)	P159	P204	P239	P2	C24	G7	D28	215
VCC	P160	P205	P240	Pi	VCC*	ACC.	VCC*	-
GND	P1	P2	P1	P304	GND*	GND*	GND*	-
I/O, GCK1 (A16)	P2	P4	P2	P303	D23	H8	D29	218
I/O (A17)	P3	P5	P3	P302	C25	F6	C30	221
1/0	P4	P6	P4	P301	D24	B4	E28	224
1/0	P5	P7	P5	P300	E23	D4	E29	227
I/O, TDI	P6	P8	P6	P299	C26	B2	D30	230
I/O, TCK	P7	P9	P7	P298	E24	G9	D31	233
1/0	-	-	-	-	D25	F8	E30	236
1/0	-	-	-	-	F23	C5	E31	239
1/0	-	-	•	P297	F24	A7	G28	242
1/0		-	-	P296	E25	A5	G29	245
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
GND	一·	-		-	GND*	GND*	GND*	
1/0	P8	P10	P8	P295	D26	88	H28	248
1/0	P9	P11	P9	P294	G24	C9	H29	251
1/0	·_	P12	P10	P293	F25	E9	G30	254

XC4036EX/XL Pad Name	PQ 160††	HQ 20811	HQ 240	HQ 304	BG 352	PG 411	BG 432	Bndry Scan
/O		P13	P11	P292	F26	F12	H30	257
/O	+		P12	P291	H23	D10	J28	260
I/O	+ -		P13	P290	H24	B10	J29	263
/O	+	-	- 13	P289	G25	F10	H31	266
/O	+	-	-	P288	G26	F14	J30	269
GND	P10	P14	P14	P287	GND.	GND*	GND*	
1/O	P11	P15	P15	P286	J23	C11	K28	272
1/0	P12	P16	P16	P285	J24	B12	K29	275
I/O, TMS	P13	P17	P17	P284	H25	E11	K30	278
I/O, 1 MIS	P14	P18	P18	P283	K23	E15	K31	281
VCC	F 4	F 10	P19	P282	VCC*	ACC.	VCC*	201
1/0	+:-	-	P20	P280	K24	F16	L29	284
1/0	+:-		P21	P279	J25	C13	L30	287
1/0	+ -	 		1419	J26	B14	M29	290
1/0	+	<u> </u>			L23	E17	M31	293
1/0	+	l :		P278	124	E13	N31	296
1/0	+:	<u> </u>		P277	K25	A15	N28	299
GND			P22	-	GND*	GND*	GND*	-
	ļ	<u> </u>	ree	•	VCC*	VCC*	ACC.	
VCC	 	<u> </u>	-	Dore				
VO	+	<u> </u>		P276	L25	B16	P30	302 305
1/0				P275	L26	D16	P28	
<u>//O</u>	<u> </u>	P19	P23	P274	M23	D18	P29	308
1/0	1	P20	P24	P273	M24	A17	R31	311
1/0	P15	P21	P25	P272	M25	E19	R30	314
1/0	P16	P22	P26	P271	M26	B18	R28	317
1/0	P17	P23	P27	P270	N24	C17	F129	320
1/0	P18	P24	P28	P269	N25	C19	T31	323
GND	P19	P25	P29	P268	GND*	GND*	GND*	-
vcc	P20	P26	P30	P267	VCC*	VCC*	VCC*	-
1/0	P21	P27	P31	P266	N26	F20	T30	326
1/0	P22	P28	P32	P265	P25	B20	T29	329
I/O	P23	P29	P33	P264	P23	C21	U31	332
I/O	P24	P30	P34	P263	P24	822	U30	335
1/0	<u> </u>	P31	P35	P262	R26	E21	U28	338
1/0	1	P32	P36	P261	R25	D22	U29	341
1/0	T -			P260	R24	A23	V30	344
1/0		 	-	P259	R23	B24	V29	347
VCC	+	١.	-		VCC*	VCC*	VCC*	-
GND	٠.	-	P37		GND*	GND*	GND*	-
I/O	٠.			P258	T26	A25	W30	350
1/0	+ -	-		P257	T25	D24	W29	353
1/0	+-		-	7 207	T24	B26	Y30	356
VO	+ -	 		-	U25	A27	Y29	359
1/0	+		P38	P256	T23	C27	Y28	362
1/0	+	 	P39	P255	V26	F24	AA30	365
VCC	 	 	P40	P253	ACC.	VCC*	VCC*	
1/0	P25	P33	P41	P252	U24	E25	AA29	368
					_			371
1/0	P26	P34	P42	P251	V25 V24	E27 B28	AB31 AB30	374
1/0	P27	P35	P43	P250 P249			AB30 AB29	
VO	P28	P36	P44		U23	C29		377
GND	P29	P37	P45	P248	GND*	GND*	GND*	200
1/0	+-	<u> </u>		P247	Y26	F26	AB28	380
1/0	+	+	D:-	P246	W25	D28	AC30	383
I/O	<u> </u>	<u> </u>	P46	P245	W24	B30	AC29	
1/0	<u> </u>	1	P47	P244	V23	E29	AC28	389
1/0	<u> </u>	P38	P48	P243	AA26	F28	AD29	392
1/0	-	P39	P49	P242	Y25	F30	AD28	395
1/0	P30	P40	P50	P241	Y24	C31	AE30	398
VO	P31	P41	P51	P240	AA25	E31	AE29	401
GND	ļ.	1	-	<u> </u>	GND*	GND*	GND*	<u> </u>
VCC		1 -		-	VCC*	VCC*	VCC*	- 404
1/0	 -	<u> </u>	 	P239	AB25	B32	AF31	404
1/0		-	-	P238	AA24	A33	AE28	407
1/0	P32	P42	P52	P237	Y23	A35	AG31	410
<i>V</i> O	P33	P43	P53	P236	AC26	F32	AF28	413
1/0	<u> </u>	<u> </u>	↓ -	 	AD26	C35	AG30	416
1/0	-	٠-	<u> </u>	-	AC25	B38	AG29	419
1/0	P34	P44	P54	P235	AA23	E33	AH31	422
VO	P35	P45	P55	P234	AB24	G31	AG28	425
1/0	P36	P46	P56	P233	AD25	H32	AH30	428
I/O, GCK2	P37	P47	P57	P232	AC24	B36	AJ30	431
O (M1)	P38	P48	P58	P231	AB23	A39	AH29	434
GND	P39	P49	P59	P230	GND*	GND*	GND*	-
1 (M0)	P40	P50	P60	P229	AD24	E35	AH28	437

XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name I (M2)	160††	208†† P56	240 P62	304 P227	352 AC23	411 G33	432 AJ28	Scan 438
1/O, GCK3	P43	P57	P63	P226	AE24	D36	AK29	439
VO (HDC)	P44	P58	P64	P225	AD23	C37	AH27	442
VO	P45	P59	P65	P224	AC22	F34	AK28	445
VO	P46	P60	P66	P223	AF24	J33	AJ27	448
<i>V</i> O	P47	P61	P67	P222	AD22	D38	AL28	451
I/O (LDC)	P48	P62	P68	P221	AE23	G35	AH26	454
1/0	<u> </u>				AC21 AD21	E39 K34	AL27 AH25	457 460
1/0				P220	AE22	F38	AK26	463
1/0	-	-		P219	AF23	G37	AL26	466
VCC	-	-	~		ACC.	ACC.	ACC.	-
GND	-	-	-	-	GND*	GND*	GND*	-
1/0	P49	P63	P69	P218	AD20	H38	AH24	469
1/0	P50	P64	P70	P217	AE21	J37	AJ25	472
1/0	-	P65 P66	P71 P72	P216 P215	AF21 AC19	G39 M34	AK25 AJ24	475 478
1/0		-	P73	P214	AD19	N35	AL24	481
1/0		-	P74	P213	AE20	P34	AH22	484
1/0	-	-	-	P212	AF20	J35	AJ23	487
1/0	-	-	-	P211	AC18	L37	AK23	490
GND	P51	P67	P75	P210	GND*	GND*	GND*	-
1/0	P52	P68	P76	P209	AD18	M38	AJ22	493
1/0	P53 P54	P69	P77	P208	AE19 AC17	R35 H36	AK22 AL22	496 499
1/0	P55	P70	P79	P207	AD17	T34	AJ21	502
VCC			P80	P204	VCC*	ACC.	VCC*	•
1/0	-	P72	P81	P203	AE18	N37	AH20	505
1/0	-	P73	P82	P202	AF18	N39	AK21	508
VO	-	-	-	-	AC16	U35	AK20	511
VO	-	-	-	P201	AD16	R39 M36	AJ19 AL20	514 517
VO	<u> </u>	<u> </u>		P200	AE16	V34	AH18	520
GND	† -	-	P83	-	GND*	GND*	GND*	-
VCC	-	-	-	-	ACC.	ACC.	ACC.	-
I/O	-	-		P199	AF16	R37	AK19	523
1/0	-	-	•	P198	AC15	T38	AJ18	526
1/0	-	-	P84	P197	AD15	T36	AL19	529
vo vo	P56	P74	P85	P196	AE15 AF15	V36 U37	AK18 AH17	532 535
VO	P57	P75	P87	P194	AD14	U39	AJ17	538
1/0	P58	P76	P88	P193	AE14	V38	AJ16	541
I/O (INIT)	P59	P77	P89	P192	AF14	W37	AK16	544
VCC	P60	P78	P90	P191	VCC*	ACC.	VCC*	•
GND	P61	P79	P91	P190	GND*	GND*	GND.	-
1/0	P62	P80 P81	P92 P93	P189	AE13	Y34 AC37	AL16 AH15	547 550
1/0	P64	P82	P94	P187	AD13	AB38	AK15	553
VO	P65	P83	P95	P186	AF12	AD36	AJ14	556
1/0	-	P84	P96	P185	AE12	AA35	AH14	559
1/0		P85	P97	P184	AD12	AE37	AK14	562
1/0	-	-	-	P183	AC12	AB36	AL13	565
1/0	1 -	 		P182	AF11 VCC*	AD38	AK13	568
VCC	ļ <u></u>		- P98	-	GND*	VCC*	GND*	•
I/O	 -		-	P181	AE11	AB34	AJ13	571
1/0	<u> </u>	-	-	P180	AD11	AE39	AH13	574
1/0	-	٠	-	-	AE10	AM36	AL12	577
1/0	-	-	-	-	AC11	AC35	AK12	580
1/0	ļ -	↓	P99	P179	AF9	AG39	AH12	583
1/0	 	+	P100 P101	P178	AD10	AG37	AJ11 VCC*	586
VCC I/O	P66	P86	P101	P177	AE9	AD34	AL10	589
1/0	P67	P87	P103	P174	AD9	AN39	AK10	592
1/0	P68	P88	P104	P173	AC10	AE35	AJ10	595
I/O	P69	P89	P105	P172	AF7	AH38	AK9	598
GND	P70	P90	P106	P171	GND*	GND*	GND*	-
1/0			-	P170	AE8	AJ37	AL8	601
1/0	+ •	-	- P107	P169	AD8	AG35	AH10	604
1/0	+-:-	+	P107 P108	P168	AC9	AF34 AH36	AJ9 AK8	607
	1 -	· ·				AK36		+
		P91	P109	P166	AE/			
I/O	1 -	P91 P92	P109	P166 P165	AE7	AM34	AK7 AL6	613 616
	P71							



XC4036EX/XL Pad Name	PQ 160††	HQ 20811	HQ 240	HQ 304	BG 352	PG 411	BG 432	Bodry Scan
GND	•	-	,		GND*	GND*	GND*	-
VCC	-		-	•	VCC*	ACC.	Š	
1/0	-			P162	AD6	AL37	AK6	625
1/0		-	-	P161	AC7	AT38	AL5	628
1/0	P73	P95	P113	P160	AF4	AM38	AH7	631
VO VO	P74	P96	P114	P159	AE4	AN37 AK34	AJ6 AK5	634 637
<i>V</i> O	-	-			AC6	AR39	AL4	640
1/0	P75	P97	P115	P158	AD5	AN35	AK4	643
VO	P76	P98	P116	P157	AE3	AL33	AH5	646
VO	P77	P99	P117	P156	AD4	AV38	AK3	649
I/O, GCK4	P78	P100	P118	P155	AC5	AT36	AJ4	652
GND	P79	P101	P119	P154	GND*	GND*	GND*	-
DONE	P80	P103	P120	P153	AD3	AR35	AH4	
VCC	P81	P106	P121	P152	VCC*	VCC*	VCC*	-
PROGRAM	P82	P108	P122	P151	AC4	AN33	AH3	-
VO (D7)	P83	P109	P123	P150	AD2	AM32	AJ2	655
VO, GCK5	P84	P110	P124	P149	AC3	AP34	AG4	658
VO	P85	P111	P125	P148	AB4	AW39	AG3	661
VO	P86	P112	P126	P147	AD1 AB3	AN31	AH2 AH1	664 667
NO NO	<u> </u>		•	-	AC2	AV36 AR33	AF4	670
VO	+	<u></u> -	P127	P146	AA4	AP32	AF3	673
1/O	 	-	P128	P145	AA3	AU35	AG2	676
1/0	 -	-	-	P144	AB2	AW33	AE3	679
1/0	<u> </u>	-	-	P143	AC1	AU33	AF2	682
VCC	1 -	-	-	•	VCC*	ACC.	VCC*	-
GND	1 -		-	-	GND*	GND*	GND*	
I/O (D6)	P87	P113	P129	P142	Y3	AV32	AF1	685
1/0	P88	P114	P130	P141	AA2	AU31	AD4	688
1/0	P89	P115	P131	P140	AA1	AR31	AD3	. 691
1/0	P90	P116	P132	P139	W4	AP28	AE2	694
1/0	├	P117	P133	P138	W3	AT32	AC3	697
1/0	ļ -	P118	P134	P137	Y2	AV30	AD1	700
1/0	<u> </u>	<u> </u>	-	P136	V1 V4	AR29 AP26	AC2 AB4	703 706
GND	P91	P119	P135	P134	GND*	GND*	GND*	700
I/O	-		P136	P133	V3	AU29	AB3	709
VO	† <u>. </u>		P137	P132	W2	AV28	AB2	712
1/0	P92	P120	P138	P131	U4	AT28	AB1	715
1/0	P93	P121	P139	P130	U3	AR25	AA3	718
VCC	1 -	-	P140	P129	VCC*	VCC*	VCC*	
I/O (D5)	P94	P122	P141	P127	V2	AP24	AA2	721
I/O (CSO)	P95	P123	P142	P126	V1	AU27	Y2	724
1/0		<u> </u>	-	-	T4	AR27	Y4	727
1/0	<u>↓</u>	٠.	-		Т3	AW27	Y3	730
1/0	↓-	<u></u>	-	P125	U2	AT24	W4	733
1/0	1 -	<u> </u>	-	P124	GND*	AR23	GND*	736
VCC	╁÷	 -	P143	-	VCC*	GND.	ACC.	
VOC	+ -	 -	H :-	P123	T1	AP22	V4	739
VO	+ -		-	P122	R4	AV24	V3	742
1/0	1 -	P124	P144	P121	R3	AU23	U1	745
1/0	+ -	P125	P145	P120	R2	AT22	U2	748
1/0	P96	P126	P146	P119	R1	AR21	U4	751
VO	P97	P127	P147	P118	Р3	AV22	U3	754
I/O (D4)	P98	P128	P148	P117	P2	AP20	T1	757
1/0	P99	P129	P149	P116	P1	AU21	T2	760
VCC	P100	P130	P150	P115	VCC*	VCC*	VCC*	-
GND	P101	P131	P151	P114	GND*	GND*	GND*	
I/O (D3)	P102	P132	P152	P113	N2	AU19	T3	763
I/O (RS)	P103	P133	P153	P112	N4	AV20	R1	766
1/0	P104	P134	P154	P111	N3	AV18	R2 R4	769
1/0	P105	P135 P136	P155 P156	P110 P109	M1 M2	AR19 AT18	R3	772
1/0	 :	P136	P157	P109	M3	AW17	P2	778
1/0	+÷	- 13/	- 137	P108	M4	AV16	P3	781
1/0	+ -	Ė		P106	L1	AP18	P4	784
VCC	+-	 	-	-	ACC.	ACC.	VCC*	-
GND	+ -	-	P158	-	GND.	GND*	GND*	-
1/0	 -	-	-	P105	L2	AR17	N3	787
1/0	+-	-	-	P104	L3	AT16	N4	790
1/0	Τ-	-	-	-	K2	AV14	M1	793
VO	T :	-	-	-	L4	AW13	M2	796

XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name	16011	20811	240	304	352	411	432	Scan
NO.	P107	P139	P160	P102	КЗ	AP16	L3	802
vcc	-	- '	P161	P101	ACC.	VCC*	VCC*	-
1/0	P108	P140	P162	P99	J2	AV12	K1	805
1/0	P109	P141	P163	P98	J3	AR13	K2	808
vo	- '	-	P164	P97	K4	AU11	КЗ	811
1/0	-	•	P165	P96	G1	AT12	K4	814
GND	P110	P142	P166	P95	GND*	GND*	GND*	
1/0	<u> </u>	•	-	P94	H2	AP14	J2	817
1/0	<u> </u>	-	-	P93	НЗ	AR11	J3	820
1/0	<u> </u>	-	P167	P92	_ J4	AV10	J4	823
1/0	<u> </u>	-	P168	P91	F1	ATB	H1	826
1/0	-	P143	P169	P90	G2	AT10	H2	829
1/0	-	P144	P170	P89	G3	AP10	H3	832
1/0	P111	P145	P171	P88 P87	F2	AP12 AR9	H4	835
GND	P112	. , ,	P172		E2 GND*	GND*	G2 GND*	838
VCC	<u> </u>	•	-		VCC*	VCC*	VCC*	
	P113	P147	P173	P86	1.00			
I/O (D1)	P113	P148	P173	P85	F3	AU7 AW7	G4 F2	841 844
BUSY)	P114	F140	F1/4	F00	G4	AVV	F2	044
1/0	٠.	-	-	-	D1	AW5	F3	847
1/0		-			C1	AV6	E1	850
1/0		-	-	P84	D2	AR7	E3	853
1/0	-		-	P83	F4	AV4	D1	856
1/0	P115	P149	P175	P82	E3	AN9	E4	859
1/0	P116	P150	P176	P81	C2	AW1	D2	862
I/O (D0, DIN)	P117	P151	P177	P80	D3	AP6	C2	865
I/O, GCK8	P118	P152	P178	P79	E4	AU3	D3	868
(DOUT)	P119	P153	0470	P78		AR5	5.	
VCC	P119	P153	P179	P77	C3 VCC*	VCC*	D4 VCC*	-
O, TDO	P121	P159	P181	P76	D4	AN7	C4	0
GND		P160		P75	GND*	GND*		_
	P122 P123	P161	P182	P74	B3	AT4	GND*	2
I/O (A0, WS)	P123	P162	P183	P73	C4	AV2	D5	5
VO, GCK7 (A1)		_				AM8	B4	8
1/0	P125	P163	P185	P72 P71	D5 A3	AL7	C5	11
vo	F120	- 104	F100	-	C5	AR3	B5	14
10		<u> </u>		-	B4	AR1	C6	17
I/O (CS1, A2)	P127	P165	P187	P70	D6	AK6	A5	20
I/O (A3)	P128	P166	P188	P69	C6	AN3	D7	23
1/0		- 100	. 100	P68	B5	AM6	B6	26
1/0	 		-	P67	A4	AM2	A6	29
vcc	+-	-		-	VCC*	ACC.	VCC*	-
GND		-	-		GND*	GND*	GND*	-
1/0	 -	-	P189	P66	C7	AL3	D8	32
1/0	 	-	P190	P65	B6	AH6	C7	35
1/0	P129	P167	P191	P64	A6	AP2	B7	38
VO	P130	P168	P192	P63	D8	AK4	D9	41
1/0	-	P169	P193	P62	B7	AG5	D10	44
1/0	-	P170	P194	P61	A7	AF6	C9	47
1/0	-		P195	P60	D9	AL5	B9	50
VO	T -	-		P59	C9	AJ3	C10	53
GND	P131	P171	P196	P58	GND*	GND*	GND*	-
1/0	P132	P172	P197	P57	B8	AH2	B10	56
1/0	P133	P173	P198	P56	D10	AE5	A10	59
1/0	-	-	P199	P55	C10	AM4	C11	62
1/0	L-	-	P200	P54	B9	AD6	D12	65
VCC	<u> </u>		P201	P52	VCC*	VCC*	VCC*	-
1/0	<u></u>			P51	A9	AG3	B11	68
1/0	-	-	L -	P50	D11	AG1	C12	71
1/0	-		<u> </u>		C11	AC5	C13	74
1/0	<u> </u>	<u> </u>			B10	AE1	A12	77
1/0	-	L -	-	P49	B11	AH4	D14	80
1/0	<u> </u>			P48	A11	AB6	B13	83
GND	-	<u> </u>	-	-	GND*	GND*	GND*	
vcc	<u> </u>	<u> </u>	-	<u> </u>	ACC.	VCC*	VCC*	-
I/O (A4)	P134	P174	P202	P47	D12	- AD2	C14	86
I/O (A5)	P135	P175	P203	P46	C12	AB4	A13	89
VO	<u> </u>	P176	P205	P45	B12	AE3	B14	92
	0400	P177	P206	P44	A12	AC1	D15	95
1/0	P136							
VO (A21)	P137	P178	P207	P43	C13	AD4	C15	98
I/O I/O (A21) I/O (A20)	P137 P138	P178 P179	P208	P42	B13	AA5	B15	101
VO VO (A21)	P137	P178		_				

	PQ 160††		HQ 240	HQ 304		PG 411	BG 432	Bndry Scan
GND	P141	P182	P211	P39	GND*	GND*	GND*	-

6/17/97

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.

†† = XL only

Additional XC4036EX/XL Package Pins

HQ208

		N.C. Pins		
P1	P3	P51	P52	P53
P54	P102	P104	P105	P107
P155	P156	P157	P158	P206
P207	P208	-	-	-

5/15/97

HQ240

		GND Pins	
P204	P219	-	 -
6/17/07			

The Ground (GND) package pins in the above table should be externally connected to Ground if possible; however, they can be left unconnected if necessary for compatibility with other devices.

HQ304

		N.C. Pins		
P11	P24	P53	P100	P128
P176	P205	P254	P281	-
5/15/97				

BG352

A17	B2	B25	D7	D13
G23	H4	K1	K26	N23
U1	U26	W23	Y4	AC8
AC20	AE2	AE25	AF10	AF17
	GND	Pins		
A2	A5	A8	A14	A19
A25	A26	B1	B26	E1
H1	H26	N1	P26	W1
AB1	AB26	AE1	AE26	AF1
AF5	AF8	AF13	AF19	AF22
AF26	-	-	-	•
	N.C.	Pins		
-	-	_	-	
	G23 U1 AC20 A2 A25 H1 AB1 AF5	G23 H4 U1 U26 AC20 AE2 GND A2 A5 A25 A26 H1 H26 AB1 AB26 AF5 AF8 AF26 -	G23 H4 K1 U1 U26 W23 AC20 AE2 AE25 GND Pins A2 A5 A8 A25 A26 B1 H1 H26 N1 AB1 AB26 AE1 AF5 AF8 AF13 AF26	G23 H4 K1 K26 U1 U26 W23 Y4 AC20 AE2 AE25 AF10 GND Pins A2 A5 A8 A14 A25 A26 B1 B26 H1 H26 N1 P26 AB1 AB26 AE1 AE26 AF5 AF8 AF13 AF19 AF26

PG411

		VCC	Pins		
A3	A11	A21	A31	C39	D6
F36	J1	L39	W1	AA39	AJ1
AL39	AP4	AT34	AU1	AW9	AW19
AW29	AW37		-	-	-
		GND	Pins	•	
A9	A19	A29	A37	C1	D14
D20	D26	D34	F4	J39	L1
P4	P36	W39	Y4	Y36	AA1
AF4	AF36	AJ39	AL1	AP36	AT6
AT14	AT20	AT26	AU39	AW3	AW11
AW21	AW31	•	-	-	-
		N.C.	Pins	•	
A13	B6	B34	C7	C15	C23
C25	C33	D8	D12	D30	D32
E7	E23	E37	F2	F18	F22
G5	H34	J5	K36	K38	L5
L35	N3	P38	R3	V2	W5
W35	Y38	AA37	AB2	AC3	AC39
AF2	AF38	AJ5	AK2	AK38	AL35
AN1	AN5	AP8	AP30	AP38	AR37
AT2	AT30	AU5	AU9	AU13	AU15
AU17	AU25	AU37	AV8	AV26	AV34
AW15	AW23	AW25	AW35	-	

6/16/97

BG433

	VCC	Pins		
A11	A21	A31	СЗ	C29
D21	L1	L4	L28	L31
AA4	AA28	AA31	AH11	AH21
AJ29	AL1	AL11	AL21	AL31
	GND	Pins	•	•
A3	A7	A9	A14	A18
A25	A29	A30	B1	B2
B31	C1	C31	D16	G1
J1	J31	P1	P31	T4
V1	V31	AC1	AC31	AE1
AH16	AJ1	AJ31	AK1	AK2
AK31	AL2	AL3	AL7	AL9
AL18	AL23	AL25	AL29	AL30
	N.C.	Pins	•	
A8	A15	A28	B8	B12
B21	B25	C8	C16	C17
D13	D20	D23	D26	E2
F4	F28	F29	F30	F31
M3	M4	M28	M30	N1
N29	N30	V2	V28	W1
W28	W31	Y1	Y31	AC4
AD30	AD31	AE4	AF29	AF30
AH6	AH9	AH19	AH23	AJ5
AJ12	AJ15	AJ20	AJ26	AK11
AK24	AK27	AL15	AL17	-
	D21 AA4 AJ29 A3 A25 B31 J1 V1 AH16 AK31 AL18 B21 D13 F4 M3 N29 W28 AD30 AH6 AJ12	A11 A21 D21 L1 AA4 AA28 AJ29 AL1 GND A3 A7 A25 A29 B31 C1 J1 J31 V1 V31 AH16 AJ1 AK31 AL2 AL18 AL23 N.C. A8 A15 B21 B25 D13 D20 F4 F28 M3 M4 N29 N30 W28 W31 AD30 AD31 AH6 AH9 AJ12 AJ15	D21 L1 L4 AA4 AA28 AA31 AJ29 AL1 AL11 GND Pins A3 A7 A9 A25 A29 A30 B31 C1 C31 J1 J31 P1 V1 V31 AC1 AH16 AJ1 AJ31 AK31 AL2 AL3 AL18 AL23 AL25 N.C. Pins A8 A15 A28 B21 B25 C8 D13 D20 D23 F4 F28 F29 M3 M4 M28 N29 N30 V2 W28 W31 Y1 AD30 AD31 AE4 AH6 AH9 AH19 AJ12 AJ15 AJ20	A11 A21 A31 C3 D21 L1 L4 L28 AA4 AA28 AA31 AH11 AL29 AL1 AL11 AL21 GND Pins A3 A7 A9 A14 A25 A29 A30 B1 B31 C1 C31 D16 J1 J31 P1 P31 V1 V31 AC1 AC31 AH16 AJ1 AJ31 AK1 AK31 AL2 AL3 AL7 AL18 AL23 AL25 AL29 N.C. Pins A8 A15 A28 B8 B21 B25 C8 C16 D13 D20 D23 D26 F4 F28 F29 F30 M3 M4 M28 M30 N29 N30 V2 V28 W28 W31 Y1 Y31 AD30 AD31 AE4 AF29 AJ12 AJ15 AJ20 AJ26 AJ26 AJ26 AJ26 AJ27 AJ31

5/15/97

Pin Locations for XC4044XL Devices

XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	8G 432
VCC	P142	P183	P212	VCC*	VCC*	VCC*
I/O (A8)	P143	P184	P213	D14	W3	D17
I/O (A9)	P144	P185	P214	C14	Y2	A17
NO	-	-	-	-	V2	C17
VO	-	-	-	-	W5	B17
I/O (A19)	P145	P186	P215	A15	V4	C18
VO (A18)	P146	P187	P216	B15	T2	D18
1/0	-	P168	P217	C15	U1	B18

XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
1/0	- '	P189	P218	D15	V6	A19
I/O (A10)	P147	P190	P220	A16	U3	B19
I/O (A11)	P148	P191	P221	B16	R1	C19
VCC	-	-	-	VCC*	VCC*	VCC*
GND	-	-	-	GND*	GND*	GND*
1/0	-	-	-	C16	U5	D19
1/0		-		B17	T4	A20
1/0		-	-	D16	P2	B20
I/O	-	-	-	A18	N1	C20



XC4944XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
VO		•	-	C17	R5	C21
1/0	T :-		-	B18	M2	A22
VCC	-		P222	ACC.	VCC*	VCC*
1/0		-	P223	C18	L3	B22
1/0	-	-	P224	D17	T6	C22
1/0	P149	P192	P225	A20	N5	B23
1/0	P150	P193	P226	B19	M4	A24
GND	P151	P194	P227	GND*	GND*	GND*
VO	 	-	<u> </u>	C19 D18	K2 K4	D22
VO		P195	P228	A21	P6	C23 B24
1/0	+:-	P196	P229	820	M6	C24
1/0	+	- 100	-		L5	D23
1/0	-	.	-		J5	825
VO	P152	P197	P230	C20	J3	A26
VO	P153	P198	P231	B21	H2	C25
VO (A12)	P154	P199	P232	B22	H4	D24
I/O (A13)	P155	P200	P233	C21	G3	B26
GND	一	-	-	GND*	GND*	GND*
VCC	1	-	-	VCC*	VCC*	ACC.
1/0	-	-	-	D20	K6	A27
I/O	•		-	A23	G1	D25
I/O		•	<u>-</u> _	A24	E1	C26
VO	-			B23	E3	B27
VO	٠.	-	P234	D21	J7	C27
1/0	<u> </u>	-	P235	C22	H6	B28
VO	P156	P201	P236	B24	C3	D27
VO	P157	P202	P237	C23	D2	B29
VO (A14)	P158	P203	P238	D22	E5	C28
I/O, GCK8 (A15)	P159	P204	P239	C24	G7	D28
VCC	P160	P205	P240	ACC.	VCC*	VCC*
GND	P1	P2	P1	GND*	GND*	GND*
I/O, GCK1 (A16)	P2	P4	P2 P3	D23 C25	H8 F6	D29
VO (AT/)	P4	P5 P6	P4	D24	B4	C30 E28
1/0	P5	P7	P5	E23	D4	E29
VO. TDI	P6	P8	P6	C26	B2	D30
VO. TCK	P7	P9	P7	E24	G9	D31
VO	T :-	-	-	D25	FB	E30
ī/o		_	-	F23	C5	E31
VO	–	-	-	F24	A7	G28
1/0	-	-	-	E25	A5	G29
VCC	-		-	ACC.	VCC*	ACC.
GND	-	-	-	GND*	GND*	GND*
1/0	· '		T-	-	C7	F30
1/0		-	-		D8	F31
VO	P8	P10	P8	D26	B8	H28
1/0	P9	P11	P9	G24	C9	H29
1/0		P12	P10	F25	E9	G30
1/0	<u> </u>	P13	P11	F26	F12	H30
VO	-	-	P12	H23	D10	J28
<u>//0</u>		-	P13	H24	B10	J29
VO	+	-	<u> </u>	G25	F10	H31
VO GND	910	- 014	- 1944	G26	F14	J30
	P10	P14	P14	GND*	GND*	GND*
VO	P11	P15	P15	J23 J24	C11 B12	K28 K29
VO, TMS	P12	P16	P17	H25	E11	K30
		r1/	r + r			
		D10	D10	K-G-0		
VOC	P14	P18	P18	K23	E15	K31
VCC		P18	P19	VCC*	VCC*	ACC.
VCC VO	P14		P19 P20	VCC ⁴ K24	VCC* F16	VCC*
VCC	P14	-:-	P19	VCC*	VCC*	VCC*
VCC VO	P14	-	P19 P20 P21	VCC ⁴ K24 J25	VCC* F16 C13	VCC* L29 L30
VCC VO VO	P14 - - -	-	P19 P20 P21	VCC* K24 J25 J26	VCC* F16 C13 B14	VCC* L29 L30 M29
VCC I/O I/O I/O I/O	P14 	- - -	P19 P20 P21	VCC* K24 J25 J26 L23	VCC* F16 C13 B14 E17	VCC* L29 L30 M29 M31
VCC I/O I/O I/O I/O I/O	P14 	- - -	P19 P20 P21	VCC* K24 J25 J26 L23 L24	VCC* F16 C13 B14 E17 E13	VCC* L29 L30 M29 M31 N31
VCC VO VO VO VO VO	P14	-	P19 P20 P21 -	VCC ⁴ K24 J25 J26 L23 L24 K25	VCC* F16 C13 B14 E17 E13 A15	VCC* L29 L30 M29 M31 N31 N28
VCC VO VO VO VO VO VO GND	P14	-	P19 P20 P21 -	VCC* K24 J25 J26 L23 L24 K25 GND*	VCC* F16 C13 B14 E17 E13 A15 GND*	VCC* L29 L30 M29 M31 N31 N28 GND*
VCC I/O VO VO VO VO VO VO VO GND VCC	P14	-	P19 P20 P21	VCC* K24 J25 J26 L23 L24 K25 GND* VCC*	VCC* F16 C13 B14 E17 E13 A15 GND* VCC*	VCC* L29 L30 M29 M31 N31 N28 GND* VCC*
VCC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P14		P19 P20 P21	VCC* K24 J25 J26 L23 L24 K25 GND* VCC*	VCC* F16 C13 B14 E17 E13 A15 GND* VCC* F18	VCC* L29 L30 M29 M31 N31 N28 GND* VCC*
VCC I/O I/O I/O I/O I/O I/O I/O I/O GND VCC I/O I/O I/O I/O I/O I/O I/O I/O	P14		P19 P20 P21	VCC* K24 J25 J26 L23 L24 K25 GND* VCC*	VCC* F16 C13 B14 E17 E13 A15 GND* VCC* F18 C15	VCC* L29 L30 M29 M31 N31 N28 GND* VCC* N29 N30
VCC 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	P14	-	P19 P20 P21	VCC* K24 J25 J26 L23 L24 K25 GND* VCC*	VCC* F18 C13 B14 E17 E13 A15 GND* VCC* F18 C15 B16	VCC* L29 L30 M29 M31 N31 N28 GND* VCC* N29 N30 P30
VCC I/O VO VO VO VO VO VO VO SND VCC VO VO VO VO VO VO VO VO VO VO VO VO VO	P14	-	P19 P20 P21	VCC* K24 J25 J26 L23 L24 K25 GND* VCC* - L25 L26	VCC* F16 C13 B14 E17 E13 A15 GND* VCC* F18 C15 B16 D16	VCC*

Process 180 206 240 382 411 432	XC4044XL	HQ	HQ	HQ	BG	PG	BG
I/O	Pad Name	160	208	240	352	411	432
Incompany Pige P24 P28 R25 C19 T31 R35 R36							
GND							
VCC							
I/O							
NO							
NO	VO.	P22				B20	T29
I/O		P23	P29	P33	P23	C21	U31
NO		P24					
I/O		٠.					
NO		<u> </u>					
I/O							
I/O				-	nzo.		
VCC VCC¹ VCC²							
IO	VCC	-	-	-	VCC*		
IO		-		P37	GND*	GND*	GND*
I/O			-	-			
NO	VO		-	-			
IO		_					
NO			_				
VCC - - P40 VCC* VCC* VCC* I/O P25 P33 P41 U24 E25 AA29 I/O P26 P34 P42 V25 E27 AB31 I/O P27 P35 P43 V24 B28 AB30 I/O P28 P36 P44 U23 C29 AB28 I/O - - - Y26 F26 AB28 I/O - - - W25 D22 AC30 I/O - - P46 W24 B30 AC29 I/O - - P46 W24 B30 AC29 I/O - - P46 W24 B30 AC29 I/O - - P47 V23 E29 AC28 I/O - - P47 V23 E29 AC28 I/O - -							
IO			<u> </u>				
P26		P25	P33				
I/O	VO	P26	P34				
GND			P35	P43	V24	B28	AB30
VO							
I/O			P37	P45			
I/O			•				
		 					
			-		_		
		-		-	-		
	1/0	-		P48	AA26	F28	
	1/0	-	P39	P49	Y25	F30	AD28
GND - - - GND* GND* GND* VCC - - - - VCC* VC							
VCC VCC* VCC AA24 A33 AE28 VCC VCC PCC* AA24 A33 AE28 VCC AA26 F32 AF28 VCC AC26 F32 AF28 VCC VCC BA26 C35 AG30 AC26 VCC AC25 B38 AG29 VCC VCC BA25 BA25 AC26 B32 AA38 AG29 VCC VCC PCC AC26 B38 AG29 VCC VCC VCC AC24 B36 AG24 AG11 AG28 AC24 B36 AJ30 AC24 B36 AJ30 AC24 B36 AJ30 AC24 B36 AJ23 AJ39							
I/O		<u> </u>	-				
VO		-		-			
VO							
VO			P42	P52			
I/O	vo	P33	P43				
VO		-		-	AD26	C35	AG30
VO							
VO, GCK2							
O (M1) P38 P48 P58 AB23 A39 AH29 GND P39 P49 P59 GND* AH28 VCC* VCC* <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
GND							
(MO)							
VCC							
I/O, GCK3		P41	P55		VCC*	VCC*	
VO (HDC)	I (M2)	P42	P56	P62		G33	AJ28
1/O							
VO	I/O (HDC)						
NO P47 P61 P67 AD22 D38 AL28 NO (LDC) P48 P62 P68 AE23 G35 AH26 NO -	1/0	1 72					
I/O (LDC) P48 P62 P68 AE23 G35 AH26 I/O - - - AC21 E39 AL27 I/O - - - AD21 K34 AH25 I/O - - - AE22 F38 AK26 I/O - - - AF23 G37 AL26 VCC - - - VCC* VCC* VCC* VCC* GND - - - GND* GND* GND* I/O P49 P63 P69 AD20 H38 AH24 I/O P50 P64 P70 AE21 J37 AJ25 I/O - P65 P71 AF21 G39 AK25 I/O - P66 P72 AC19 M34 AJ24 I/O - - - - K36 AH23 I/O - <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
VO							
I/O				. 50			
I/O		-	-	-			
VCC - - - VCC* VCC* VCC* GND - - - GND* GND* GND* GND* I/O P49 P63 P69 AD20 H38 AH24 I/O P50 P64 P70 AE21 J37 AJ25 I/O - P65 P71 AF21 G39 AK25 I/O - P68 P72 AC19 M34 AJ24 I/O - - - - K36 AH23 I/O - - - - K38 AK24	1/0		<u> </u>	-		F38	
GND				-			
I/O P49 P63 P69 AD20 H38 AH24 I/O P50 P64 P70 AE21 J37 AJ25 I/O - P65 P71 AF21 G39 AK25 I/O - - P68 P72 AC19 M34 AJ24 I/O - - - K36 AH23 I/O - - - K38 AK24		L -	•	-			
VO P50 P64 P70 AE21 J37 AJ25 VO - P65 P71 AF21 G39 AK25 VO - P68 P72 AC19 M34 AJ24 VO - - - K36 AH23 VO - - - K38 AK24		1 -	-	P.C.			
VO - P65 P71 AF21 G39 AK25 VO - P66 P72 AC19 M94 Aµ24 VO - - - - K36 AH23 VO - - - K38 AK24							
I/O - P68 P72 AC19 M34 AJ24 I/O - - - - K36 AH23 I/O - - - K38 AK24							
I/O - - - - K36 AH23 I/O - - - - K38 AK24		 					
I/O K38 AK24							
		-			-		
	I/O	<u> </u>	_	P73	AD19		

XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
//0	1		P74	AE20	P34	AH22
/0			1,7	AF20	J35	AJ23
/O	+ :	-	-	AC18	L37	AK23
3ND	P51	P67	P75	GND*	GND*	GND*
/0	P52	P68	P76	AD18	M38	AJ22
<i>(</i> 0	P53	P69	P77	AE19	R35	AK22
/0	P54	P70	P78	AC17	H36	AL22
/0	P55	P71	P79	AD17	T34	AJ21
VCC		- 1	P80	VCC*	VCC*	ACC.
/0	-	P72	P81	AE18	N37	AH20
VO	-	P73	P82	AF18	N39	AK21
/0	-	-		AC16	U35	AK20
VO	-			AD16	FI39	AJ19
/O	-		-	AE17	M36	AL20
/O	-	-	-	AE16	V34	AH18
GND	+:	<u> </u>	P83	GND*	GND*	GND*
	_					
vcc				VCC*	VCC*	VCC*
/0		-		AF16	R37	AK19
1/0	-	-	-	AC15	T38	AJ18
/0	-		P84	AD15	T36	AL19
1/0	-	-	P85	AE15	V36	AK18
/O	P56	P74	P86	AF15	U37	AH17
/0	P57	P75	P87	AD14	U39	AJ17
/0	1.57				W35	AK17
<i>1</i> 0		-	1	- <u>-</u>	AC39	AL17
		P76	P88	AE44		
/O (INIT)	P58			AE14	V38 W37	AJ16
	P59	P77	P89	AF14		AK16
VCC	P60	P78	P90	VCC*	ACC.	VCC*
GND	P61	P79	P91	GND*	GND*	GND*
1/0	P62	P80	P92	AE13	Y34	AL16
1/0	P63	P81	P93	AC13	AC37	AH15
1/0	-	-	-	-	Y38	AL15
1/0	-		-	-	AA37	AJ15
1/0	P64	P82	P94	AD13	AB38	AK15
1/0	P65	P83	P95	AF12	AD36	AJ14
1/0		P84	P96	AE12	AA35	AH14
I/O	——	P85	P97	AD12	AE37	AK14
	-	P60	P9/			
1/0		-		AC12	AB36	AL13
1/0			:_	AF11	AD38	AK13
vcc			<u> </u>	VCC*	ACC.	VCC*
GND			P98	GND*	GND*	GND*
VO	-		-	AE11	AB34	AJ13
VO	-	-	-	AD11	AE39	AH13
1/0	T -		-	AE10	AM36	AL12
I/O	-	-	-	AC11	AC35	AK12
1/0		-	P99	AF9	AG39	AH12
1/0	-		P100	AD10	AG37	AJ11
VCC	+-		P101	VCC*	VCC*	VCC.
1/0	P66	P86	P101	AE9	AD34	AL10
			+		AN39	
1/0	P67	P87	P103	AD9		AK10
1/0	P68	P88	P104	AC10	AE35	AJ10
1/0	P69	P89	P105	AF7	AH38	AK9
GND	P70	P90	P106	GND*	GND*	GND'
1/0	-			AE8	AJ37	ALB
1/0	-	-	-	AD8	AG35	AH10
1/0	-	-	P107	AC9	AF34	AJ9
I/O	-	-	P108	AF6	AH36	AK8
1/0	T -	-	-	-	AK38	AJB
1/0	-		-	-	AP38	AH9
1/0		P91	P109	AE7	AK36	AK7
1/0	+:-	P92	P110	AD7	AM34	AL6
1/0	P71	P93	P111	AE6	AH34	AJ7
1/0	P72	P94	P112	AE5	AJ35	AHB
GND		ļ -	<u> </u>	GND*	GND*	GND
VCC	-	-	ļ <u>:</u>	ACC.	ACC.	VCC
1/0		1	-	AD6	AL37	AK6
VO	-	-	-	AC7	AT38	AL5
VO	P73	P95	P113	AF4	AM38	AH7
VO	P74	P96	P114	AF3	AN37	AJ6
1/0			-	AE4	AK34	AK5
1/0		-	+	AC6	AR39	AL4
1/0	P75	P97	P115	AD5	AN35	AK4
	P76	P97	P116	AE3	AL33	
		P 3485	- F110	MEJ	MLJJ	AH5
<u>1/0</u> 1/0	P77	P99	P117	AD4	AV38	AK3

GND	XC4044XL	HQ 160	HQ	HQ	BG 352	PG 411	BG 432
DOME							
VCC							
PROGRAM							
IO(DOT)							
I/O, GCKS		P83					
IO		P84					AG4
IO	1/0	P85	P111	P125	AB4	AW39	AG3
IO		P86	P112	P126	AD1	AN31	AH2
IO			•	•			
IO		<u> </u>					
IO							
IO		-		P128			
VCC							
GND		_					
NO (D8)				•			
NO		·	D112	P120			
NO							
NO							
					-		AD2
I/O			-		-		AC4
VO	1/0	-	P117	P133	W3		AC3
VO	<i>V</i> O	•	P118	P134	Y2	AV30	AD1
GND			-		Y1	AR29	AC2
I/O							AB4
NO		_		-			GND*
I/O		<u> </u>					
VCC							
VCC							
I/O (DS)		F93					
I/O (CSD)		PQ4					
I/O				_			
I/O			-				
I/O				-			
GND			-	-			
VCC	1/0	-	-	-	T2	AR23	W3
I/O				P143	GND*	GND*	GND*
I/O			•	-	VÇC*		ACC.
I/O				-	•		
I/O		_		_	-		
I/O		_	-	-			
I/O			-	-			
I/O		 					
I/O		D06					
I/O (D4)							
VCC P100 P130 P150 VCC* VCC* VCC* GND P101 P131 P151 GND* GND* GND* I/O (D3) P102 P132 P152 N2 AU19 T3 I/O (RB) P103 P133 P153 N4 AV20 R1 I/O P104 P134 P154 N3 AV18 R2 I/O P105 P135 P155 M1 AR19 R4 I/O - P136 P156 M2 AT18 R3 I/O - P136 P156 M2 AT18 R3 I/O - - M4 AV16 P3 I/O - -							
VO (D3)			P130				ACC.
VO (R\$)	GND	P101	P131	P151	GND*	GND*	GND.
VO	I/O (D3)	P102	P132	P152	N2	AU19	ТЗ
I/O	I/O (RS)		P133	P153	N4	AV20	
I/O							
I/O							
I/O		<u> </u>					
VO		-	P137	P157			
I/O		+-	-	-			
I/O				+ -			
VCC		 		-			
GND		+	-	i -			VCC*
I/O		· -	-	P158		+	GND*
I/O - - - K2 AV14 M1 I/O - - - L4 AW13 M2 I/O P106 P138 P159 J1 AR15 L2 I/O P107 P139 P160 K3 AP16 L3 VCC - - P161 VCC* VCC* VCC I/O P108 P140 P162 J2 AV12 K1 I/O P109 P141 P163 J3 AR13 K2		1 -	-				N3
I/O - - L4 AW13 M2 I/O (D2) P106 P138 P159 J1 AR15 L2 I/O P107 P139 P160 K3 AP16 L3 VCC - - P161 VCC* VCC* VCC* VO P108 P140 P162 J2 AV12 K1 VO P109 P141 P163 J3 AR13 K2	1/0	_ ·	<u> </u>	<u> </u>			N4
VO (D2) P106 P138 P159 J1 AR15 L2 VO P107 P139 P160 K3 AP16 L3 VCC - - P161 VCC* VCC VCC VO P108 P140 P162 J2 AV12 K1 VO P109 P141 P163 J3 AR13 K2		<u> </u>			K2		M1
VO P107 P139 P160 K3 AP16 L3 VCC - - P161 VCC* VCC* VCC* VCC VCC* VCC*			-	-			M2
VCC - - P161 VCC* VCC* VCC VO P108 P140 P162 J2 AV12 K1 VO P109 P141 P163 J3 AR13 K2							
VO P108 P140 P162 J2 AV12 K1 VO P109 P141 P163 J3 AR13 K2		P107	P139				
VO P109 P141 P163 J3 AR13 K2		D400	D146				ACC.
I - FID4 K4 AUIT K3		- 109	F141				
VO P165 G1 AT12 K4		+ -	 				K4



XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
GND	P110	P142	P166	GND*	GND*	GND
VO	1 -	7 176	- 100	H2	AP14	J2
VO	+-	-		H3	AR11	J3
10	+	-	P167	J4	AV10	J4
VO	<u> </u>	-	P168	F1	AT8	H1
VO	 -	P143	P169	G2	AT10	H2
VO	-	P144	P170	G3	AP10	НЗ
VO	P111	P145	P171	F2	AP12	H4
1/0	P112	P146	P172	E2	AR9	G2
VO		-	-	-	AU9	G3
1/0	<u> </u>	<u> </u>		-	AV8	F1
GND VCC		-		GND*	GND*	GND
VCC VO (D1)	P113	P147	P173	F3	AU7	VCC G4
I/O (RCLK, RDY/BUSY)	P114	P148	P174	G4	AW7	F2
10 (1011, 1101/0001)	+ • • • •	1 140	, 1, 4	D1	AW5	F3
VO	 	-	-	C1	AV6	E1
VO	+	-	-	D2	AR7	E3
1/0	 -	-	-	F4	AV4	D1
VO	P115	P149	P175	E3	AN9	E4
VO	P116	P150	P176	C2	AW1	D2
I/O (D0, DIN)	P117	P151	P177	D3	AP6	C2
I/O, GCK6 (DOUT)	P118	P152	P178	E4	AU3	D3
CCLK	P119	P153	P179	C3	AR5	D4
vcc	P120	P154	P180	VCC*	ACC.	VCC
O, TDO	P121	P159	P181	D4	AN7	C4
GND	P122	P160	P182	GND*	GND*	GND
I/O (A0, WS)	P123	P161	P183	83	AT4	B3
I/O, GCK7 (A1)	P124	P162	P184	C4	AV2	D5
1/0	P125	P163	P185	D5	AM8	84
1/0	P126	P164	P186	A3	AL7	C5
1/0	+	<u> </u>		C5 B4	AR3	85
VO (CC1 A2)	P127	P165	P187	D6	AK6	C6 A5
I/O (CS1,A2) I/O (A3)	P128	P166	P188	C6	AN3	D7
VO (A3)	F 120	1100	-	B5	AM6	B6
VO	+:-	-		A4	AM2	A6
VCC	+ -	-	-	VCC*	VCC*	VCC
GND	+-	-		GND*	GND*	GND
VO	+-	-	P189	C7	AL3	D8
1/0		-	P190	B6	AH6	Ç7
1/0	P129	P167	P191	A6	AP2	B7
1/0	P130	P168	P192	D8	AK4	D9
VO	_ · _	•	-	C8	AN1	B8
VO					AK2	A8
VO		P169	P193	B7	AG5	D10
1/0	<u> </u>	P170	P194	A7	AF6	C9
<u>vo</u>	<u> </u>	-	P195	D9	AL5	B9
vo		<u> </u>		C9	AJ3	C10
GND	P131	P171	P196	GND*	GND*	GND
VO	P132	P172	P197	B8	AH2	B10
VO	P133	P173	P198	D10	AE5	A10
<u>VO</u>		<u> </u>	P199 P200	C10	AM4 AD6	C11
1/0		ļ ·	P200	B9 VCC*	ADG.	VCC
VCC	+ :-	-	F201	A9	AG3	B11
I/O	+			D11	AG1	C12
I/O	+	-	 -	C11	AC5	C13
I/O		-	1	B10	AE1	A12
1/0	 - -	-	-	B11	AH4	D14
1/0	-	-	-	A11	AB6	B13
GND	-	-	-	GND*	GND*	GND
VCC	- _	-	-	VCC*	VCC*	VCC
I/O (A4)	P134	P174	P202	D12	AD2	C14
I/O (A5)	P135	P175	P203	C12	AB4	A13
1/0		P176	P205	B12	AE3	B14
1/0	P136	P177	P206	A12	AC1	D15
I/O (A21)	P137	P178	P207	C13	AD4	C15
I/O (A20)	P138	P179	P208	B13	AA5	B15
VO	-	-	ļ <u>-</u>		AB2	A15
VO	<u> </u>		-	-	AC3	C16
I/O (A6)	P139	P180	P209	A13	AA3	B16
I/O (A7) GND	P140 P141	P181	P210	B14	Y6	A16
		P182	P211	GND*	GND*	GND

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.

Additional XC4044XL Package Pins

HOSOR

N.C. Pins						
P1	P3	P51	P52	P53	P54	P102
P104	P105	P107	P155	P156	P157	P158
P206	P207	P208		-	-	

HQ240

		GND Pins			
P204	P219	-	•	-	-
5/29/97		•			

Note: These pins may be N.C. for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

BG352

			VCC Pins			
A10	A17	B2	B25	D7	D13	D19
G23	H4	K1	K26	N23	P4	U1
U26	W23	Y4	AC8	AC14	AC20	AE2
AE25	AF10	AF17	-	-	-	-
		·	GND Pine			
A1	A2	A5	A8	A14	A19	A22
A25	A26	B1	B26	E1	E26	H1
H26	N1	P26	W1	W26	AB1	AB26
AE1	AE26	AF1	AF2	AF5	AF8	AF13
AF19	AF22	AF25	AF26		-	-

6/13/97

PG411

			VCC Pins			
A3	A11	A21	A31	C39	D6	F36
J1	L39	Wi	AA39	AJ1	AL39	AP4
AT34	AU1	AW9	AW19	AW29	AW37	-
			GND Pins			
A9	A19	A29	A37	C1	D14	D20
D26	D34	F4	J39	L1	P4	P36
W39	Y4	Y36	AA1	AF4	AF36	AJ39
AL1	AP36	AT6	AT14	AT20	AT26	AU39
AW3	AW11	AW21	AW31	•	-	-
	• • • • • • • • • • • • • • • • • • • •		N.C. Pins	•	•	•
A13	₿6	B34	C25	C33	D12	E7
E23	E37	F2	G5	H34	L35	N3
P38	R3	AF2	AF38	AJ5	AL35	AN5
AP8	AR37	AT2	AU5	AU13	AU15	AU25
AU37	AV26	AV34	AW35	-	-	-
6/2/97				•		

BG432

			VCC Pins			
A1	A11	A21	A31	C3	C29	D11
D21	L1	L4	L28	L31	AA1	AA4
AA28	AA31	AH11	AH21	AJ3	AJ29	AL1
AL11	AL21	AL31	-	-	•	-
			GND Pins			
A2	A3	A7	A9	A14	A18	A23
A25	A29	A30	B1	B2	B30	B31
C1	C31	D16	G1	G31	J1	J31
P1	P31	T4	T28	V1	V31	AC1
AC31	AE1	AE31	AH16	AJ1	AJ31	AK1
AK2	AK30	AK31	AL2	AL3	AL7	AL9
AL14	AL18	AL23	AL25	AL29	AL30	•
			N.C. Pins			
A4	A28	B12	B21	C8	D6	D13
D20	D26	E2	F4	F28	F29	M3
M4	M28	M30	W1	W28	Y1	Y31
AE4	AF29	AF30	AG1	AH6	AH19	AJ5
AJ12	AJ20	AJ26	AK11	AK27	-	-
5/29/97						

Pin Locations for XC4052XL Devices

XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
VCC	P212	VCC*	VCC*	VCC*
I/O (A8)	P213	WЗ	D17	A17
I/O (A9)	P214	Y2	A17	B18
1/0		V2	C17	C18
1/0		W5	817	E18
GND	-	GND*	GND*	GND*
I/O (A19)	P215	V4	C18	C19
I/O (A18)	P216	T2	D18	D19
1/0	P217	U1	B18	E19
1/0	P218	V6	A19	B20
I/O (A10)	P220	U3	B19	C20
I/O (A11)	P221	R1	C19	D20
vcc	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	-	U5	D19	A21
1/0	-	T4	A20	E20
1/0		P2	B20	B21
1/0	-	N1	C20	Ç21
1/0	-	R3	B21	D21
1/0	•	N3	D20	B22
GND	-	GND*	GND*	GND*
1/0	-	R5	C21	C23
I/O	-	M2	A22	E22
VCC	P222	VCC*	VCC*	VCC*
1/0	P223	L3	B22	B24
1/0	P224	T6	C22	D23
1/0	P225	N5	B23	C24
1/0	P226	M4	A24	A25
GND	P227	GND*	GND*	GND*
1/0		K2	D22	E23
1/0		K4	C23	825
1/0	P228	P6	B24	D24
1/0	P229	M6	C24	C25
GND	•	GND*	GND*	GND*
1/0	-	L5	D23	E25
I/O	-	J5	B25	C27
I/O	P230	J3	A26	D26
I/O	P231	H2	C25	B28
I/O (A12)	P232	H4	D24	B29
I/O (A13)	P233	G3	B26	E26
GND		GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
I/O		K6	A27	C28
1/0	-	G1	D25	D27
I/O	-	E1	C26	B30

XC4052XL	HQ	PG	BG	BG
Pad Name	240	411	432	560
1/0		E3	B27	C29
1/0	-	F2	A28	E27
1/0	-	G5	D26	A31
GND	-	GND*	GND*	GND*
1/0	P234	J7	C27	D28
1/0	P235	H6	828	C30
1/0	P236	СЗ	D27	D29
VO	P237	D2	B29	E28
I/O (A14)	P238	E5	C28	D30
I/O, GCK8 (A15)	P239	G7	D28	E29
vcc	P240	VCC*	VCC*	VCC*
GND	P1	GND*	GND*	GND*
I/O, GCK1 (A16)	P2	H8	D29	B33
I/O (A17)	P3	F6	C30	F29
1/0	P4	B4	E28	E30
1/0	P5	D4	E29	D31
I/O. TDI	P6	B2	D30	F30
I/O, TCK	P7	G9	D31	C33
GND	 	GND*	GND*	GND*
I/O		E7	F28	G29
1/0	_	B6	F29	E31
1/0		F8	F30	D32
1/0	_	C5	E31	G30
1/0		A7	G28	F31
I/O		A5	G29	H29
VCC	<u> </u>	VCC*	ACC.	VCC*
GND	<u> </u>	GND*	GND*	GND*
1/0		C7	F30	H30
1/0		D8	F31	G31
1/0	P8	B8	H28	J29
1/0	P9	C9	H29	F33
1/0	P10	E9	G30	G32
1/0	P11	F12	H30	J30
GND	1 -	GND*	GND*	GND*
1/0	P12	D10	J28	K30
1/0	P13	B10	J29	H33
1/0	 	F10	H31	L29
VO		F14	J30	K31
GND	P14	GND*	GND*	GND*
VO	P15	C11	K28	L30
1/0	P16	B12	K29	K32
I/O. TMS	P17	E11	K30	J33
I/O	P18	E15	K31	M29
VCC	P19	VCC*	VCC*	VCC*
1/0	P20	F16	L29	L32
<i>17</i> G	1 20	1 10		LUE



XC4052XL Ped Name	HQ 240	PG 411	BG 432	BG 560
I/O	P21	C13	L30	M31
GND		GND*	GND*	GND*
1/0		A13	M30	N29
NO		D12	M28	L33
VO	-	B14	M29	M32
1/0		E17	M31	P29
1/0	-	E13	N31	P30
1/0		A15	N28	N33
GND	P22	GND*	GND*	GND*
VCC	•	ACC.	ACC.	ACC.
1/0		F18	N29	P31
1/0		C15	N30	P32
1/0	-	B16	P30 P28	R29 R30
VO	P23	D18	P29	R31
1/0	P24	A17	R31	R33
GND	1.5	GND*	GND*	GND,
VO	P25	E19	R30	T31
1/0	P26	B18	R28	T29
1/0	P27	C17	R29	U32
1/0	P28	C19	T31	U31
GND	P29	GND*	GND*	GND*
VCC	P30	VCC*	VCC*	VCC*
1/0	P31	F20	T30	U29
VO	P32	B20	T29	U30
1/0	P33	C21 B22	U31	V31
I/O GND	P34	GND*	U30 GND*	V29 GND*
I/O	P35	E21	U28	V30
1/0	P36	D22	U29	W33
1/0		A23	V30	W31
1/0	-	B24	V29	W30
1/0		C23	V28	W29
1/0	-	F22	W31	Y32
VCC	-	VCC*	VCC*	VCC*
GND	P37	GND*	GND*	GND*
1/0		A25	W30	Y31
1/0		D24	W29	Y30
1/0	 	E23	W28	AA32
1/0	-	C25 B26	Y31 Y30	AA31 AA30
1/0		A27	Y29	AB32
GND		GND*	GND*	GND*
1/0	P38	C27	Y28	AA29
1/0	P39	F24	AA30	AB31
VCC	P40	VCC*	VCC*	VCC*
1/0	P41	E25	AA29	AC31
1/0	P42	E27	AB31	AB29
1/0	P43	B28	AB30	AD32
1/0	P44	C29	AB29	AC30
GND	P45	GND*	GND*	GND*
1/0	•	F26	AB28	AD31
I/O	P46	D28 B30	AC30 AC29	AE33 AC29
1/0	0.45			
	- 14/	GND*	GND*	GND*
		CITE		-
GND I/O	_	D30	AD31	AG33
1/0	-	D30 D32	AD31 AD30	AG33 AH33
	- - P48	D30 D32 F28	AD31 AD30 AD29	AG33 AH33 AE29
1/0	-	D32	AD30	AH33
I/O I/O I/O	P48	D32 F28	AD30 AD29 AD28 AE30	AH33 AE29 AG31 AF30
I/O I/O I/O I/O	P48 P49	D32 F28 F30	AD30 AD29 AD28	AH33 AE29 AG31
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P48 P49 P50	D32 F28 F30 C31 E31 GND*	AD30 AD29 AD28 AE30 AE29 GND*	AH33 AE29 AG31 AF30 AH32 GND*
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P48 P49 P50 P51	D32 F28 F30 C31 E31 GND* VCC*	AD30 AD29 AD28 AE30 AE29 GND* VCC*	AH33 AE29 AG31 AF30 AH32 GND* VCC*
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P48 P49 P50 P51 -	D32 F28 F30 C31 E31 GND* VCC*	AD30 AD29 AD28 AE30 AE29 GND* VCC* AF31	AH33 AE29 AG31 AF30 AH32 GND* VCC* AJ32
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P48 P49 P50 P51 -	D32 F28 F30 C31 E31 GND* VCC* B32 A33	AD30 AD29 AD28 AE30 AE29 GND* VCC* AF31 AE28	AH33 AE29 AG31 AF30 AH32 GND* VCC* AJ32 AF29
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P48 P49 P50 P51	D32 F28 F30 C31 E31 GND* VCC* B32 A33 C33	AD30 AD29 AD28 AE30 AE29 GND* VCC* AF31 AE28 AF30	AH33 AE29 AG31 AF30 AH32 GND* VCC* AJ32 AF29 AH31
I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P48 P49 P50 P51 -	D32 F28 F30 C31 E31 GND* VCC* B32 A33	AD30 AD29 AD28 AE30 AE29 GND* VCC* AF31 AE28	AH33 AE29 AG31 AF30 AH32 GND* VCC* AJ32 AF29

XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
GND	270	GND.	GND*	GND*
1/0		C35	AG30	AG29
1/0		B38	AG29	AL33
VO	P54	E33	AH31	AH30
VO	P55	G31	AG28	AK31
1/0	P56 P57	H32	AH30 AJ30	AJ30
I/O, GCK2 O (M1)	P58	B36 A39	AH29	AH29 AK30
GND	P59	GND,	GND*	GND*
I (MO)	P60	E35	AH28	AJ29
vcc	P61	VCC*	VCC*	VCC*
I (M2)	P62	G33	AJ28	AN32
I/O, GCK3	P63	D36	AK29	AJ28
I/O (HDC) I/O	P64 P65	C37	AH27	AK29
1/0	P65	F34 J33	AK28 AJ27	AL30 AK28
1/0	P67	D38	AL28	AM31
I/O (LDC)	P68	G35	AH26	AJ27
GND		GND*	GND*	GND*
1/0	-	E37	AK27	AN31
1/0		H34	AJ26	AL29
1/0	<u> </u>	E39	AL27	AK27
1/0		K34 F38	AH25 AK26	AL28 AJ26
I/O		G37	AL26	AM30
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	P69	H38	AH24	AM29
VO	P70	J37	AJ25	AK26
1/0	P71	G39	AK25	AL27
1/0	P72	M34 K36	AJ24 AH23	AJ25 AN29
1/0	-	K38	AK24	AN28
GND	-	GND*	GND*	GND*
I/O	P73	N35	AL24	AL25
1/0	P74	P34	AH22	AJ23
1/0	-	J35	AJ23	AN26
I/O GND	- P75	L37	AK23 GND*	AL24 GND*
I/O	P76	GND*	AJ22	AK23
1/0	P77	R35	AK22	AN25
1/0	P78	H36	AL22	AJ22
1/0	P79	T34	AJ21	AL23
VCC	P80	ACC.	VCC*	VCC*
1/0	P81	N37	AH20	AM24
I/O GND	P82	N39 GND*	AK21 GND*	AK22 GND*
I/O	-	P38	AJ20	AK21
1/0		L35	AH19	AM22
1/0	-	U35	AK20	AJ20
1/0	-	R39	AJ19	AL21
1/0	-	M36	AL20	AN21
I/O		V34	AH18	AK20
VCC	P83	GND*	GND*	GND*
1/0	-	R37	AK19	AL20
1/0		T38	AJ18	AJ19
1/0	P84	T36	AL19	AM20
1/0	P85	V36	AK18	AK19
1/0	P86	U37	AH17	AL19
1/0	P87	U39	AJ17	AN19
GND I/O	-	GND* W35	GND* AK17	GND*
1/0		AC39	AL17	AM18
1/0	P88	V38	AJ16	AK17
I/O (INIT)	P89	W37	AK16	AJ17
vcc	P90	ACC.	ACC.	VCC*
GND	P91	GND*	GND*	GND*
1/0	P92	Y34	AL16	AL17
1/0	P93	AC37	AH15	AM17

XC4052XL	HQ	PG	BG 432	BG
Pad Name	240	411		560
I/O I/O	-	Y38	AL15	AN17
	-	AA37	AJ15	AK16
GND		GND*	GND*	GND*
1/0	P94	AB38	AK15	AM16
1/0	P95	AD36	AJ14	AL15
1/0	P96	AA35	AH14	AK15
1/0	P97	AE37	AK14	AJ15
1/0	-	AB36	AL13	AN15
1/0		AD38	AK13	AM14
VCC	-	VCC*	VCC*	VCC*
GND	P98	GND*	GND*	GND*
1/0		AB34	AJ13	AL14
1/0		AE39	AH13	AK14
1/0	-	AM36	AL12	AJ14
I/O	-	AC35	AK12	AN13
I/O	-	AL35	AJ12	AM13
I/O	-	AF38	AK11	AL13
GND	-	GND*	GND*	GND*
1/0	P99	AG39	AH12	AK12
I/O	P100	AG37	AJ11	AN11
VCC	P100	VCC*	A311	VCC*
VCC I/O	P101	AD34	AL10	AJ12
I/O	P102 P103	AD34 AN39		
			AK10	AL11
1/0	P104	AE35	AJ10	AK11
1/0	P105	AH38	AK9	AM10
GND	P106	GND*	GND*	GND*
1/0	-	AJ37	AL8	AL10
1/0	-	AG35	AH10	AJ11
1/0	P107	AF34	AJ9	AN9
I/O	P108	AH36	AK8	AK10
GND	-	GND*	GND*	GND*
I/O	-	AK38	AJ8	AN7
I/O	-	AP38	AH9	AJ9
VO	P109	AK36	AK7	AL7
1/0	P110	AM34	AL6	AK8
1/0	P111	AH34	AJ7	AN6
1/0	P112	AJ35	AH8	AM6
GND	-	GND*	GND*	GND*
VCC		VCC*	VCC*	VCC*
1/0	-	AL37	AK6	AJ8
1/0	-	AT38	AL5	AL6
I/O	P113	AM38	AH7	AK7
I/O	P114	AN37	AJ6	AM5
1/0	-	AK34	AK5	AM4
1/0	-	AR39	AL4	AJ7
GND	-	GND*	GND*	GND*
1/0		AR37	AH6	AL5
1/0	-	AU37	AJ5	AK6
1/0	P115	AN35	AK4	AN3
1/0	P116	AL33	AH5	AK5
1/0	P117	AV38	AK3	AJ6
	P117	AV36	AJ4	AL4
I/O, GCK4				
GND	P119	GND*	GND*	GND*
DONE	P120	AR35	AH4	AJ5
VCC	P121	VCC*	VCC*	VCC*
PROGRAM	P122	AN33	AH3	AM1
I/O (D7)	P123	AM32	AJ2	AH5
I/O, GCK5	P124	AP34	AG4	AJ4
1/0	P125	AW39	AG3	AK3
1/0	P126	AN31	AH2	AH4
I/O		AV36	AH1	AL1
1/0	-	AR33	AF4	AG5
GND		GND*	GND*	GND*
1/0	P127	AP32	AF3	AJ3
1/0	P128	AU35	AG2	AK2
1/0		AV34	AG1	AG4
1/0		AW35	AE4	AH3
U	-			
		AMAZO	A E O	AFE
VO VO		AW33 AU33	AE3	AF5 AJ2

XC4052XL Pad Name	HQ 240	PG	BG 432	BG 560
GND	- 240	411 GND*	GND*	GND*
I/O (D6)	P129	AV32	AF1	AJ1
1/0	P130	AU31	AD4	AF4
1/0	P131	AR31	AD3	AG3
1/0	P132	AP28	AE2	AE5
1/0		AP30	AD2	AH1
1/0	-	AT30	AC4	AF3
GND		GND*	GND*	GND*
1/0	P133	AT32	AC3	AE3
I/O I/O	P134	AV30 AR29	AD1	AC5
1/0		AP26	AC2 AB4	AE1 AD3
GND	P135	GND*	GND*	GND*
1/0	P136	AU29	AB3	AC4
1/0	P137	AV28	AB2	AD2
1/0	P138	AT28	AB1	AB5
1/0	P139	AR25	AA3	AC3
vcc	P140	VCC*	VCC*	VCC*
I/O (D5)	P141	AP24	AA2	AA5
I/O (CSO)	P142	AU27	Y2	AB3
GND		GND*	GND*	GND*
1/0	-	AR27	Y4	AB2
1/0	-	AW27 AU25	Y3 Y1	AA4 AA3
1/0	-	AU25 AV26	W1	Y5
1/0	-	AT24	W4	Y3
1/0	+ -	AR23	W3	Y2
GND	P143	GND*	GND*	GND*
vcc		VCC*	VCC*	VCC*
1/0	-	AW25	W2	W5
I/O	-	AW23	V2	W4
1/0	-	AP22	V4	W3
1/0	-	AV24	V3	W1
1/0	P144	AU23	U1	V3
1/0	P145	AT22	U2	V5
GND	- D440	GND*	GND*	GND*
I/O I/O	P146 P147	AR21 AV22	U4 U3	V4 V2
I/O (D4)	P148	AP20	T1	U5
1/0	P149	AU21	T2	U4
VCC	P150	VCC*	VCC*	VCC*
GND	P151	GND*	GND*	GND*
I/O (D3)	P152	AU19	Т3	U3
I/O (RS)	P153	AV20	R1	T2
1/0	P154	AV18	R2	T4
1/0	P155	AR19	R4	R1
GND		GND*	GND*	GND*
I/O I/O	P156 P157	AT18 AW17	R3 P2	R3
1/0		AV16	P3	R5
1/0	+ :	AP18	P4	P2
1/0	-	AU17	N1	P3
1/0		AW15	N2	P4
vcc	-	VCC*	VCC*	VCC*
GND	P158	GND*	GND*	GND*
1/0	-	AR17	N3	N1
1/0		AT16	N4	P5
1/0	•	AV14	M1	N2
1/0	-	AW13	M2	N3
I/O I/O	-	AU15 AU13	M3 M4	N5 M3
GND	-	GND*	GND*	GND*
I/O (D2)	P159	AR15	L2	M4
1/0	P160	AP16	L3	L1
VCC	P161	VCC*	VCC*	VCC*
I/O	P162	AV12	K1	K2
1/0	P163	AR13	K2	L4
1/0	P164	AU11	К3	J1
1/0	P165	AT12	K4	K3
GND	P166	GND*	GND*	GND*



XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
vo	-	AP14	J2	L5
1/0	-	AR11	J3	J2
1/0	P167	AV10	J4	K4
VO	P168	8TA	H1	J3
GND	-T	GND*	GND*	GND*
1/0	P169	AT10	H2	G1
1/0	P170	AP10	НЗ	F1
<i>v</i> o	P171	AP12	H4	J5
VO	P172	AR9	G2	G3
1/0		AU9	G3	H4
VO		AV8	F1	F2
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
I/O (D1)	P173	AU7	G4	F3
I/O (RCLK, RDY/BUSY)	P174	ÁW7	F2	G4
1/0	-	AW5	F3	D2
1/0	-	AV6	E1	E3
1/0	-	AU5	F4	G5
1/0	-	AP8	E2	C1
GND	-	GND*	GND*	GND*
1/0	-	AR7	E3	F4
1/0	-	AV4	D1	D3
1/0	P175	AN9	E4	В3
VO	P176	AW1	D2	F5
I/O (D0, DIN)	P177	AP6	C2	E4
VO. GCK6 (DOUT)	P178	AU3	D3	D4
CCLK	P179	AR5	D4	C4
VCC	P180	VCC*	VCC*	VCC*
O, TDO	P181	AN7	C4	E6
GND	P182	GND*	GND*	GND*
I/O (A0, WS)	P183	AT4	B3	D5
I/O, GCK7 (A1)	P184	AV2	D5	A2
1/0	P185	AM8	B4	D6
1/0	P186	AL7	C5	A3
1/0	1 100	AT2	A4	E7
1/0	- 	AN5	D6	C5
GND		GND*	GND*	GND*
I/O		AR3	B5	B4
	-	AR1	C6	D7
1/0				
I/O (CS1, A2)	P187	AK6 AN3	A5 D7	C6 E8
I/O (A3)	P188			
1/0	<u> </u>	AM6	B6	B5
	-	AM2	A6	A5
VCC	-	ACC.	VCC*	ACC.
GND		GND*	GND*	GND*
1/0	P189	AL3	D8	D8
1/0	P190	AH6	C7	C7
1/0	P191	AP2	B7	E9
1/0	P192	AK4	D9	A6
1/0	-	AN1	B8	B7
VO		AK2	A8	D9
GND	<u> </u>	GND*	GND*	GND*
1/0	P193	AG5	D10	E11
1/0	P194	AF6	C9	A9
1/0	P195	AL5	B9	C10
1/0	-	AJ3	C10	D11
GND	P196	GND*	GND*	GND*
1/0	P197	AH2	B10	B10
1/0	P198	AE5	A10	E12
VO	P199	AM4	C11	C11
1/0	P200	AD6	D12	B11
VCC	P201	VCC*	VCC*	VCC*
1/0	-	AG3	B11	D12
1/0	-	AG1	C12	A11
GND	-	GND*	GND*	GND*
1/0	-	AF2	D13	C13
<u>VO</u>	-	AJ5	B12	E14
	-	AC5	C13	A13
VO	-			
I/O I/O	-	AE1	A12	D14

XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
VO	-	AB6	B13	B14
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	ACC.
I/O (A4)	P202	AD2	C14	E15
I/O (A5)	P203	AB4	A13	D15
1/0	P205	AE3	B14	C15
1/0	P206	AC1	D15	A15
I/O (A21)	P207	AD4	C15	C16
I/O (A20)	P208	AA5	B15	E16
GND	-	GND*	GND*	GND*
VO	•	AB2	A15	B17
1/0	- '	AC3	C16	C17
I/O (A6)	P209	AA3	B16	E17
I/O (A7)	P210	Y6	A16	D17
GND	P211	GND*	GND*	GND*

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.

Additional XC4052XL Package Pins

10240								
QND Pins								
P204	P219	-	-	-	•	-		
2/2/07		_						

Note: These pins may be N.C. for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

PG411

			VCC Pins			
A3	A11	A21	A31	C39	D6	F36
J1	L39	W1	AA39	AJ1	AL39	AP4
AT34	AU1	AW9	AW19	AW29	AW37	-
		_	GNO Pins			
A9	A19	A29	A37	C1	D14	D20
D26	D34	F4	J39	LI	P4	P36
W39	Y4	Y36	AA1	AF4	AF36	AJ39
AL1	AP36	AT6	AT14	AT20	AT26	AU39
AW3	AW11	AW21	AW31		-	-

BG432

		_				
			VCC Pins			
A1	A11	A21	A31	C3	C29	D11
D21	L1	L4	L28	L31	AA1	AA4
AA28	AA31	AH11	AH21	AJ3	AJ29	AL1
AL11	AL21	AL31	-	•	-	-
			GND Pins			
A2	A3	A7	A9	A14	A18	A23
A25	A29	A30	B1	B2	B30	B31
C1	C31	D16	G1	G31	J1	J31
P1	P31	T4	T28	V1	V31	AC1
AC31	AE1	AE31	AH16	AJ1	AJ31	AK1
AK2	AK30	AK31	AL2	AL3	AL7	AL9
AL14	AL18	AL23	AL25	AL29	AL30	-
	•		N.C. Pins	•	•	
C8		•	-	-	-	-
6/3/97						

July 30, 1997 (Version 1.2)

			VCC Pine	3		
A4	A10	A16	A22	A26	A30	B2
B13	B19	B32	C3	C31	C32	D1
D33	E 5	H1	K33	M1	N32	R2
T33	V1	W32	AA2	AB33	AD1	AF33
AK1	AK4	AK33	AL2	AL3	AL31	AM2
AM15	AM21	AM32	AN4	AN8	AN12	AN18
AN24	AN30	-	-	-		-
	•		GND Pine			
A7	A12	A14	A18	A20	A24	A29
A32	B1	B6	B9	B15	B23	B27
B31	C2	E1	F32	G2	G33	J32
K1	L2	M33	P1	P33	R32	T1
V33	W2	Y1	Y33	AB1	AC32	AD33
AE2	AG1	AG32	AH2	AJ33	AL32	AM3
AM7	AM11	AM19	AM25	AM28	AM33	AN2
AN5	AN10	AN14	AN16	AN20	AN22	AN27
			N.C. Pine			
A 1	A8	A19	A23	A27	A28	A33
B8	B12	B16	B26	C8	C9	C12
C22	C26	D10	D13	D16	D18	D22
D25	E2	E10	E13	E21	E24	E32
E33	H2	НЗ	H5	H31	H32	J4
J31	K5	K29	L3	L31	M2	M5
M30	N4	N30	N31	T3	T5	T30
T32	U1	U2	U33	V32	Y4	Y29
AA1	AA33	AB4	AB30	AC1	AC2	AC33
AD4	AD5	AD29	AD30	AE4	AE30	AE31
AF1	AF2	AF31	AF32	AG2	AJ10	AJ13
AJ16	AJ18	AJ21	AJ24	AK9	AK13	AK18
AK24	AK25	AL8	AL9	AL12	AL16	AL22
AL26	AM8	AM9	AM12	AM23	AM26	AM27
AN1	AN23	AN33	-	-	-	

Pin Locations for XC4062XL Devices

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
VCC	P212	VCC*	VCC*	VCC*
I/O (A8)	P213	D17	Y2	A17
I/O (A9)	P214	A17	Y4	B18
1/0	-	C17	W5	C18
1/0	-	B17	Y6	E18
1/0	-	-	U3	D18
1/0	-	-	W3	A19
GND	-	GND*	GND*	GND*
I/O (A19)	P215	C18	W1	C19
I/O (A18)	P216	D18	U5	D19
1/0	P217	B18	W7	E19
1/0	P218	A19	U7	B20
I/O (A10)	P220	B19	V2	C20
I/O (A11)	P221	C19	V4	D20
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	-	D19	V6	A21
1/0	-	A20	R1	E20
1/0		B20	T6	B21
1/0	-	C20	R3	C21
I/O	-	B21	R5	D21
1/0	-	D20	T4	B22
GND	-	GND*	GND*	GND*
I/O	-	C21	P2	C23
1/0	-	A22	N1	E22
VCC	P222	VCC*	VCC*	VCC*
1/0	P223	B22	N3	B24
1/0	P224	C22	P4	D23
1/0	P225	B23	R7	C24
1/0	P226	A24	M2	A25

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
GND	P227	GND*	GND*	GND*
1/0	-	D22	M4	E23
1/0	-	C23	L3	B25
1/0	P228	B24	N5	D24
1/0	P229	C24	K2	C25
1/0	-	-	L5	B26
1/0	-	-	J1	E24
GND	-	GND*	GND*	GND*
1/0	•	D23	M6	E25
1/0	•	B25	K4	C27
1/0	P230	A26	J3	D26
1/0	P231	C25	J5	B28
I/O (A12)	P232	D24	H2	B29
I/O (A13)	P233	B26	G1	E26
GND	-	GND*	GND*	GND*
VCC		VCC*	VCC*	VCC*
1/O	-	A27	L7	C28
1/0	-	D25	K6	D27
1/0	-	C26	E1	B30
1/0	-	B27	H4	C29
1/0	-	A28	G5	E27
1/0	-	D26	F2	A31
GND	-	GND*	GND*	GND*
1/0	P234	C27	H6	D28
1/0	P235	B28	C3	C30
1/0	P236	D27	F4	D29
1/0	P237	B29	C5	E28
I/O (A14)	P238	C28	E3	D30
I/O GCK8 (A15)	P239	D28	E5	E29
VCC	P240	VCC*	VCC*	VCC*
GND	P1	GND*	GND*	GND*

XC4062XL	T	1	T	
Pad Name	HQ240	BG432	PG475	BG560
I/O, GCK1 (A16)	P2	D29	G7	B33
I/O (A17)	P3	C30 E28	D4 A5	F29 E30
1/0	P5	E29	B4	D31
I/O, TDI	P6	D30	D6	F30
I/O, TCK	P7	D31	F8	C33
GND		GND*	GND*	GND*
1/0	-	F28	B6	G29
I/O I/O	-	F29 E30	E7	E31 D32
1/0	-	E31	G9	G30
1/0	•	G28	E9	F31
1/0	-	G29	A7	H29
VCC	-	VCC*	VCC*	VCC*
GND I/O	-	GND*	GND*	GND*
1/0	-	F31	C9	H30 G31
1/0	P8	H28	G11	J29
1/0	P9	H29	D10	F33
1/0	P10	G30	E11	G32
1/0	P11	H30	A9	J30
GND I/O	-	GND*	GND* B10	GND*
1/0	-	-	C11	H32 J31
1/0	P12	J28	F12	K30
1/0	P13	J29	D12	H33
1/0	-	H31	A11	L29
1/0	-	J30	G15	K31
GND	P14 P15	GND*	GND*	GND*
1/0	P16	K29	B12 E13	L30 K32
I/O, TMS	P17	K30	C13	J33
1/0	P18	K31	A13	M29
VCC	P19	VCC*	VCC*	VCC*
1/0	P20	L29	B14	L32
1/0	P21	L30 GND*	C15	M31
GND I/O	 - -	M30	GND*	GND*
1/0	-	M28	F14	L33
1/0	-	M29	D16	M32
1/0	•	M31	D14	P29
1/0	•	N31	A15	P30
1/0	-	N28	C17	N33
GND VCC	P22	GND*	GND*	GND*
1/0	 	N29	D18	P31
1/0	-	N30	B18	P32
1/0	-	P30	F16	R29
1/0	-	P28	G19	R30
1/0	P23	P29	E17	R31
I/O GND	P24	R31 GND*	E19 GND*	R33 GND*
I/O	P25	R30	A19	T31
1/0	P26	R28	F18	T29
1/0		•	C19	T30
1/0	-	-	D20	T32
1/0	P27	R29	F20	U32
I/O GND	P28 P29	T31 GND*	B20 GND*	U31 GND*
VCC	P30	ACC.	VCC*	ACC.
1/0	P31	T30	C21	U29
1/0	P32	T29	A21	U30
1/0	-	•	D22	U33
1/0	 	- 1104	B22	V32
1/0	P33	U31	E23	V31
I/O GND	P34	GND*	F22 GND*	V29 GND*
I/O	P35	U28	C23	V30
1/0	P36	U29	F24	W33
1/0	-	V30	A23	W31

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
I/O	-	V29	E25	W30
1/0	-	V28	G23	W29
1/0	-	W31	B24	Y32
VCC	-	VCC*	VCC*	VCC*
GND I/O	P37	GND*	GND*	GND*
1/0	•	W30 W29	D24 C25	Y31 Y30
1/0		W28	D28	AA32
1/0		Y31	A27	AA31
1/0	-	Y30	E29	AA30
1/0	.	Y29	C27	AB32
GND	-	GND*	GND*	GND*
1/0	P38 P39	Y28 AA30	G25 D26	AA29 AB31
VCC	P40	VCC*	VCC*	ACC.
I/O	P41	AA29	F26	AC31
1 0	P42	AB31	B28	AB29
9	P43	AB30	D30	AD32
VO	P44	AB29	A29	AC30
GND I/O	P45 -	GND* AB28	GND* C29	GND* AD31
1/0	-	AC30	G27	AE33
I/O	P46	AC29	F30	AC29
10	P47	AC28	B30	AE32
1/0		-	E31	AD30
I/O	•	-	C31	AE31
GND I/O		GND* AD31	GND* F28	GND* AG33
1/0	-	AD30	D32	AH33
1/0	P48	AD29	B32	AE29
1/0	P49	AD28	G31	AG31
1/0	P50	AE30	A33	AF30
1/0	P51	AE29	C33	AH32
GND VCC	•	GND*	GND* VCC*	GND* VCC*
1/0	- :	AF31	B34	AJ32
1/0	•	AE28	A35	AF29
1/0		AF30	E33	AH31
1/0	•	AF29	D34	AG30
1/0	P52	AG31	D36	AK32
I/O GND	P53	AF28 GND*	B36 GND*	AJ31 GND*
1/0	- :	AG30	F34	AG29
1/0	-	AG29	D38	AL33
10	P54	AH31	C37	AH30
10	P55	AG28	G37	AK31
1/0	P56	AH30	B38	AJ30
I/O, GCK2 O (M1)	P57 P58	AJ30 AH29	F38 A39	AH29 AK30
GND	P59	GND*	GND*	GND*
I (M0)	P60	AH28	E35	AJ29
vcc	P61	VCC*	VCC*	VCC*
I (M2)	P62	AJ28	G33	AN32
I/O, GCK3 I/O (HDC)	P63 P64	AK29 AH27	J37 G35	AJ28 AK29
I/O (HDC) I/O	P64 P65	AH27 AK28	K36	AK29 AL30
1/0	P66	AJ27	C39	AK28
1/0	P67	AL28	K38	AM31
I/O (LDC)	P68	AH26	C41	AJ27
GND	-	GND*	GND*	GND*
1/0	•	AK27 AJ26	D40 L37	AN31 AL29
1/0	-	AJ26 AL27	H36	AL29 AK27
1/0	-	AH25	M36	AL28
1/0		AK26	J35	AJ26
1/0	•	AL26	E41	AM30
VCC	•	VCC*	VCC*	VCC*
GND 4/O	- Den	GND*	GND*	GND*
1/0	P69 P70	AH24 AJ25	F40 H38	AM29 AK26
"~	1.70	7020	1100	/IIVEU

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
/0	P71	AK25	N37	AL27
1/0	P72	AJ24	L35	AJ25
1/0	-	AH23	R35	AN29
1/0	-	AK24	G41	AN28
GND	-	GND*	GND*	GND*
1/0	-	-	H40	AM26
1/0	-	-	P38	AK24
1/0	P73	AL24	J39	AL25
1/0	P74	AH22	R37	AJ23
1/0	-	AJ23	J41	AN26
1/0	•	AK23	K40	AL24
GND	P75	GND*	GND*	GND*
1/0	P76	AJ22	L39	AK23
1/0	P77	AK22	M38	AN25
1/0	P78	AL22	T36	AJ22
1/0	P79	AJ21	M40	AL23
VCC	P80	ACC.	vcc.	VCC*
1/0	P81	AH20	N39	AM24
1/0	P82	AK21	N41	AK22
GND	•	GND*	GND*	GND*
1/0		AJ20	P40	AK21
1/0	-	AH19	T38	AM22
1/0	<u> </u>	AK20	U35	AJ20
1/0		AJ19	U37	AL21
1/0		AL20	R39	AN21
1/0		AH18	R41	AK20
GND	P83	GND*	GND*	GND*
vcc	-	VCC*	VCC*	VCC*
1/0	-	AK19	V36	AL20
I//O		AJ18	U39	AJ19
1/0	P84	AL19	V38	AM20
1/0	P85	AK18	V40	AK19
1/0	P86	AH17	W37	AL19
1/0	P87	AJ17	W35	AN19
GND	-	GND*	GND*	GND*
1/0	<u> </u>	-	W41	AJ18
1/0	-	-	Y36	AK18
1/0	-	AK17	W39	AL18
1/0		AL17	AB36	AM18
1/0	P88	AJ16	Y40	AK17
I/O (INIT)	P89	AK16	Y38	AJ17
VCC '	P90	VCC*	ACC.	VCC*
GND	P91	GND*	GND*	GND*
1/0	P92	AL16	AA39	AL17
1/0	P93	AH15	AB38	AM17
1/0	-	AL15	AB40	AN17
1/0		AJ15	AC37	AK16
1/0		···-·	AC39	AJ16
I/O CND		GND*	AC41	AL16
GND	504		GND*	GND*
VO	P94	AK15	AD36 AC35	AM16 AL15
I/O I/O	P95	AJ14 AH14	AE37	AK15
=		41/44	1040	A 145
<u>I/O</u> I/O	P9/	AK14 AL13	AD38	AJ15 AN15
1/0		AK13	AE39	AM14
VCC	 	VCC*	VCC*	VCC*
GND	P98	GND*	GND*	GND*
1/0		AJ13	AG41	AL14
1/0	 	AH13	AG39	AK14
1/0	-	AL12	AG37	AJ14
1/0		AK12	AE35	AN13
1/0	- 	AJ12	AH38	AM13
1/0	+ :-	AK11	AF38	AL13
	+ :	GND*	GND*	GND*
GND		AH12	AF36	AK12
GND	200			
1/0	P99			
I/O I/O	P100	AJ11	AH40	AN11
1/0				

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
1/0	P104	AJ10	AJ37	AK11
1/0	P105	AK9	AG35	AM10
GND	P106	GND*	GND*	GND*
1/0	-	AL8	AK40	AL10
1/0		AH10	AK38	AJ11
1/0	P107	AJ9	AL37	AN9
1/0	P108	AK8	AL39	AK10
1/0			AM38 AM40	AM9 AL9
GND	<u> </u>	GND*	GND*	GND*
1/0	-	AJ8	AN41	AN7
1/0	-	AH9	AM36	AJ9
1/0	P109	AK7	AK36	AL7
1/0	P110	AL6	AU41	AK8
1/0	P111	AJ7	AN39	AN6
1/0	P112	AH8	AP40	AM6
GND	-	GND*	GND*	GND*
VCC I/O	-	VCC*	VCC*	VCC*
1/0		AL5	AL35	AJ8 AL6
1/0	P113	AH7	AV40	AK7
1/0	P114	AJ6	AN37	AM5
1/0	-	AK5	AT38	AM4
1/0	-	AL4	AP38	AJ7
GND	-	GND*	GND*	GND*
1/0	-	AH6	AT40	AL5
1/0		AJ5	AW39	AK6
1/0	P115	AK4	AP36	AN3
1/0	P116	AH5	AU37	AK5
I/O, GCK4	P117 P118	AK3 AJ4	AR37	AJ6
GND	P119	GND*	AU39 GND*	AL4 GND*
DONE	P120	AH4	AR35	AJ5
VCC	P121	VCC*	VCC*	VCC*
PROGRAM	P122	AH3	AN35	AM1
1/O (D7)	P123	AJ2	AU35	AH5
I/O, GCK5	P124	AG4	AV38	AJ4
1/0	P125	AG3	AT34	AK3
1/0	P126	AH2	BA39	AH4
1/0	-	AH1	AU33	AL1
I/O GND	-	AF4 GND*	AY38 GND*	AG5 GND*
I/O	P127	AF3	AV36	AJ3
VO	P128	AG2	AR31	AK2
1/0	-	AG1	AR33	AG4
1/0	-	AE4	AV32	AH3
1/0	-	AE3	BA37	AF5
1/0	-	AF2	AY36	AJ2
VCC	<u> </u>	ACC.	VCC*	VCC*
GND		GND*	GND*	GND*
I/O (D6) I/O	P129 P130	AF1	AV34 BA35	AJ1 AF4
1/0	P130	AD4 AD3	AU31	AG3
1/0	P132	AE2	AY34	AE5
1/0		AD2	AT30	AH1
1/0	-	AC4	AW33	AF3
GND	-	GND*	GND*	GND*
1/0	-	-	BA33	AF1
1/0	•	-	AV30	AD4
1/0	P133	AC3	AY32	AE3
1/0	P134	AD1	AU29	AC5
1/0		AC2	AW31	AE1
I/O GND	P135	AB4 GND*	BA31 GND*	AD3 GND*
I/O	P136	AB3	AR27	AC4
1/0	P137	AB2	AT28	AD2
1/0	P138	AB1	AY30	AB5
1/0	P139	AA3	AW29	AC3
VCC	P140	VCC*	VCC*	VCC*
I/O (D5)	P141	AA2	BA29	AA5

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
I/O (CS0)	P142	Y2	AY28	AB3
GND	P143	GND*	GND*	GND*
1/0		Y4	AR25	AB2
1/0	-	Y3	AV28	AA4
I/O	-	Y1	AW27	AA3
1/0	 -	W1	AT26	Y5
1/0	-	W4	AV26	Y3
1/0	-	wз	BA27	Y2
GND	-	GND*	GND*	GND*
VCC		VCC*	VCC*	ACC.
1/0		W2	AW25	W5
1/0		V2	AV24	W4
I/O	-	V4	AU25	W3
I/O	-	V3	AR23	W1
1/0	P144	U1	AT24	V3
1/0	P145	U2	AY24	V5
GND	-	GND*	GND*	GND*
1/0	P146	U4	BA23	V4
1/0	P147	U3	AU23	V2
1/0	 	-	AW23	U2
1/0	- -	-	AV20	U1
I/O (D4)	P148	T1	AY22	U5
1/O	P149	T2	AV22	U4
VCC	P150	VCC*	VCC*	VCC*
GND	P151	GND*	GND*	GND*
I/O (D3)	P152	T3	AW21	U3
I/O (RS)	P153	Rt	BA21	T2
1/O	-	-	AU19	T3
1/0			AY20	T5
1/0	P154	R2	AU17	T4
1/0	P155	R4	AW19	R1
GND	F 155	GND*	GND*	GND*
I/O	P156	R3	BA19	R3
1/0	P157	P2	AT16	R4
1/0	P157	P3		R5
1/0	-		AR19	
	+ :-	P4	AV14	P2
1/0		N1	AY18	P3
1/0	•	N2	AV18	P4
VCC	-	VCC*	VCC*	VCC*
GND	P158	GND*	GND*	GND*
1/0	-	N3	AT18	N1
1/0		N4	AW17	P5
1/0		M1	AR15	N2
1/0	<u> </u>	M2	BA15	N3
1/0	<u> </u>	M3	AT14	N5
1/0	-	M4	AR17	M3
GND	-	GND*	GND*	GND*
I/O (D2)	P159	12	AW15	M4
1/0	P160	L3	AV16	L1
VCC	P161	VCC*	VCC*	VCC*
I/O	P162	K1	AY14	K2
VO	P163	K2	BA13	L4
1/0	P164	КЗ	AU13	J1
1/0	P165	K4	AW13	K3
GND	P166	GND*	GND'	GND*
1/0	•	J2	AY12	L5
1/0	-	J3	BA11	J2
1/0	P167	J4	AV12	K4
I/O	P168	H1	AT12	J3
1/0	-	-	AW11	H2
1/0	•		AY10	K5
GND	-	GND*	GND*	GND*
1/0	P169	H2	BA9	G1
I/O	P170	H3	AU11	F1
I/O	P171	H4	AW9	J5
I/O	P172	G2	AV10	G3
I/O	T	G3	AY8	H4
1/0	-	F1	BA7	F2
GND	-	GND*	GND*	GND*

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
I/O (D1)	P173	G4	AV8	F3
I/O (RCLK, RDY/BUSY)	P174	F2	AY6	G4
1/0		F3	AR11	D2
1/0	-	E1	AT8	E3
1/0		F4	AU9	G5
GND	-	E2 GND*	AW5 GND*	C1 GND*
1/0		E3	AY4	F4
1/0		D1	BA5	D3
1/0	P175	E4	AV4	B3
1/0	P176	D2	AR9	F5
I/O (D0, DIN)	P177	C2	AU5	E4
I/O, GCK6 (DOUT)	P178	D3	AV6	D4
CCLK	P179	D4	AR5	C4
VCC O. TDO	P180	VCC*	VCC*	ACC.
GND	P181 P182	C4 GND*	AN7 GND*	E6
I/O (AO, WS)	P182	B3	AR7	GND* D5
I/O, GCK7 (A1)	P184	D5	AW3	A2
10	P185	B4	AU3	D6
1/0	P186	C5	AW1	A3
1/0		A4	AP6	E7
1/0		D6	AV2	C5
GND	•	GND*	GND*	GND*
1/0	•	B5	AT4	B4
VO	-	C6	AN5	D7
I/O (CS1, A2) I/O (A3)	P187 P188	A5	AU1 AM6	C6 E8
VO (A3)	7100	B6	AT2	B5
VO	-	A6	AL7	A5
vcc	-	VCC*	VCC*	VCC*
GND		GND*	GND*	GND*
VO	P189	D8	AR1	D8
VO.	P190	C7	AP2	_ C7
1/0	P191	B7	AM4	E9
1/0	P192	D9	AN3	A6
1/0		B8 A8	AL5 AK6	B7 D9
GND		GND*	GND*	GND*
1/0		- CIND	AN1	D10
1/0			AJ5	C9
1/0	P193	D10	AM2	E11
1/0	P194	C9	AH4	A9
1/0	P195	B9	AL3	C10
1/0		C10	AK4	D11
GND	P196	GND*	GND*	GND*
1/0	P197 P198	B10 A10	AG7 AG5	B10 E12
1/0	P199	C11	AK2	C11
1/0	P200	D12	AJ3	B11
VCC	P201	ACC.	VCC*	vcc.
1/0	•	B11	AJ1	D12
1/0	-	C12	AF6	A11
GND	•	GND*	GND*	GND*
1/0	•	D13	AH2	C13
1/0	-	B12	AF4	E14
1/O	-	C13 A12	AE7	A13
VO	- :	D14	AE5 AG3	D14 C14
1/0	-	B13	AG1	B14
GND		GND*	GND*	GND*
VCC	-	ACC.	VCC*	VCC*
I/O (A4)	P202	C14	AD6	E15
I/O (A5)	P203	A13	AD4	D15
1/0	P205	B14	AE3	C15
1/0	P206	D15	AC5	A15
I/O (A21)	P207	C15	AD2	C16
I/O (A20) GND	P208	B15 GND*	AC7 GND*	E16 GND*
I/O			AC1	D16
			,,,,,	2.0

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
1/0	- T	-	AC3	B16
1/0	-	A15	AB6	B17
1/0	-	C16	AB2	C17
I/O (A6)	P209	B16	AB4	E17
I/O (A7)	P210	A16	EAA	D17
GND	P211	GND*	GND*	GND*
6/16/97	_		-	•

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.

Additional XC4062XL Package Pins

HG240					
		GND	Pins		
P204	P219	-	-	-	-
5/5/97					

Note: These pins may be N.C. for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

BG432

			VCC Pins			
A1	A11	A21	A31	C3	C29	D11
D21	L1	L4	L28	L31	AA1	AA4
AA28	AA31	AH11	AH21	AJ3	AJ29	AL1
AL11	AL21	AL31	-	-	-	-
		•	GND Pins	•		
A2	A3	A 7	A9	A14	A18	A23
A25	A29	A30	B1	B 2	B30	B31
C1	C31	D16	G1	G31	J1	J31
P1	P31	T4	T28	V1	V31	AC1
AC31	AE1	AE31	AH16	AJ1	AJ31	AK1
AK2	AK30	AK31	AL2	AL3	AL7	AL9
AL14	AL18	AL23	AL25	AL29	AL30	-
			N.C. Pins			
C8		-			-	

PG475

		VCC	Pins		
A37	B2	B16	B26	B40	D2
E21	F6	F36	G13	G29	N7
N35	T2	T40	AA1	AA5	AA37
AA41	AF2	AF40	AJ7	AJ35	AR13
AR29	AT6	AT22	AT36	AU21	AW37
AW41	AY2	AY16	AY26	AY40	BA3
		GND	Pins		
A3	C1	C7	G3	L1	P6
U1	A17	A25	A41	AA7	AE1
AH6	AL1	AR3	AW7	BA1	C35
E15	E27	F10	F32	G21	G39
L41	P36	U41	AA35	AE41	AH36
AL41	AR21	AR39	AT10	AT20	AT32
AU15	AU27	AW35	BA17	BA25	BA41
E37	E39	A31	J7	AP4	AU7

DCE80

3G560						
			VCC Pins			
A4	A10	A16	A22	A26	A30	B2
B13	B19	B32	C3	C31	C32	D1
D33	E5	H1	K33	M1	N32	R2
T33	V1	W32	AA2	AB33	AD1	AF33
AK1	AK4	AK33	AL2	AL3	AL31	AM2
AM15	AM21	AM32	AN4	AN8	AN12	AN18
AN24	AN30	-		-	-	-
			GND Pins		•	
A7	A12	A14	A18	A20	A24	A29
A32	81	B6	B9	B15	B23	B27
B31	C2	E1	F32	G2	G33	J32
K1	L2	M33	P1	P33	R32	T1
V33	W2	Y1	Y33	AB1	AC32	AD33
AE2	AG1	AG32	AH2	AJ33	AL32	AM3
AM11	AM19	AM25	AM28	AM33	AM7	AN2
AN5	AN10	AN14	AN16	AN20	AN22	AN27
			N.C. Pins			
A 1	A8	A23	A27	A28	A33	B8
B12	C8	C12	C22	C26	D13	D22
D25	E2	E10	E13	E21	E32	E33
H3	H5	H31	J4	K29	L3	L31
M2	M5	M30	N4	N30	N31	Y4
Y29	AA1	AA33	AB4	AB30	AC1	AC2
AC33	AD5	AD29	AE4	AE30	AF2	AF31
AF32	AG2	AJ10	AJ13	AJ21	AJ24	AK9
AK13	AK25	AL8	AL12	AL22	AL26	8MA
AM12	AM23	AM27	AN1	AN23	AN33	-
S/E/07					-	

5/5/97

Pin Locations for XC4085XL Devices

XC4085XL Pad Name	BG560	PG559
VCC	VCC*	VCC*
I/O (A8)	A17	AB6
I/O (A9)	B18	AB4
1/0	C18	AA7
1/0	E18	AC1
1/0	D18	AA5
1/0	A19	AA3
GND	GND*	GND*
I/O (A19)	C19	Y8
I/O (A18)	D19	AB2
I/O	E19	Y6
1/0	B20	AA1
I/O (A10)	C20	Y4
I/O (A11)	D20	W7
VCC	VCC*	VCC*

XC4085XL Pad Name	BG560	PG559
GND	GND*	GND*
1/0	A21	W5
1/0	E20	V6
VO.	B21	V4
1/0	C21	Y2
1/0	D21	U3
1/0	B22	U7
1/0	E21	V2
1/0	C22	U5
GND	GND*	GND*
1/0	D22	T4
1/0	A23	U1
1/0	C23	R3
I/O	E22	R5
VCC	VCC*	VCC*

XC4065XL Pad Name	BG560	PG559
1/0	B24	T8
1/0	D23	T2
1/0	C24	P4
1/0	A25	R7
GND	GND*	GND*
VO	E23	N3
1/0	B25	R1
VO	D24	N5
I/O I/O	C25 B26	P2 M4
vo	E24	L1
VO	C26	L3
ivo	D25	P8
GND	GND*	GND*
VCC	VCC*	VCC*
I/O	A27	N7
VO	A28	K2
1/0	E25	M6
<u>//O</u>	C27	J1
<u>vo</u>	D26	L5
I/O	B28	H2
I/O (A12)	B29	K4
VO (A13)	E26 GND*	J3 GND*
VCC	ACC.	VCC*
VO	C28	L7
VO	D27	J5
VO	B30	G1
VO	C29	H4
I/O	E27	F2
1/0	A31	G5
GND	GND*	GND*
1/0	D28	H6
I/O	C30	K8
I/O	D29	D2
I/O	E28	J7
I/O (A14)	D30	F4
I/O, GCK8 (A15)	E29	E3
VCC	VCC*	VCC.
I/O, GCK1 (A16)	GND*	GND* C1
I/O (A17)	F29	C3
1/O	E30	F6
1/0	D31	A3
VO (TDI)	F30	H8
I/O (TCK)	C33	D4
GND	GND*	GND*
I/O	G29	D6
I/O	E31	C5
1/0	D32	E7
1/0	G30	B4
1/0	F31	H10
VCC	H29 VCC*	G9 VCC*
GND		GND*
I/O	GND*	F8
1/0	E33	D8
1/0	H30	B6
1/0	G31	E9
1/0	J29	A7
1/0	F33	G11
I/O	G32	H14
I/O	J30	F12
vcc	VCC*	VCC*
GND	GND*	GND*
1/0	H31	G13
1/0	K29	E11
<u>i/O</u>	H32	B8
I/O I/O	J31 K30	D10 A9

XC4085XL Pad Name	BG560	PG559
1/0	H33	G15
1/0	L29	B10
1/0	K31	H16
GND	GND*	GND*
1/0	L30	C9
1/0	K32	E13
I/O (TMS)	J33	A11
1/0	M29	D12
VCC I/O	VCC*	VCC*
1/0	L31	C11
1/0	M30 L32	B14 G17
1/0	M31	E15
GND	GND*	GND*
1/0	N29	D14
1/0	L33	A15
1/0	N30	C13
1/0	N31	B16
1/0	M32	E17
1/0	P29	F18
1/0	P30	A17
1/0	N33	G19
GND	GND*	GND*
VCC	ACC.	VCC*
1/0	P31	D16
1/0	P32	C15
1/0	R29	B18
1/0	R30	H20
1/0	R31	B20
<i>v</i> o	R33	E19
GND	GND*	GND*
1/0	T31	D18
10	T29	F20
VO VO	T30 T32	G21
1/0	U32	C17
1/0	U31	D20 E21
GND	GND*	GND*
VCC	ACC.	ACC.
1/0	U29	C21
1/0	U30	F22
1/0	U33	A21
1/0	V32	D22
1/0	V31	B22
1/0	V29	G23
GND	GND*	GND*
1/0	V30	E23
1/0	W33	C23
1/0	W31	A23
1/0	W30	D24
10	W29	B24
1/0	Y32	H24
VCC	VCC*	VCC*
GND	GND*	GND*
1/0	Y31	F24
1/0	Y30	E25
10	AA33	B26
1/0	Y29 AA32	D26
1/0	AA32 AA31	A27 G25
10	AA30	B28
1/0	AB32	C27
GND	GND*	GND*
1/0	AA29	F26
1/0	AB31	E27
1/0	AB30	A29
1/0	AC33	D28
VCC	ACC.	ACC.
1/0	AC31	G27
1/0	AB29	B30

XC4085XL Pad Name	BG560	PG559
1/0	AD32	C29
1/0	AC30	E29
GND	GND*	GND*
I/O	AD31	D30
I/O I/O	AE33	A33
VO	AC29	C31
I/O	AE32 AD30	B34 H28
I/O	AE31	A35
VO	AF32	G29
VO	AD29	E31
GND	GND*	GND*
VCC	VCC*	VCC*
1/0	AF31	D32
1/0	AE30	C35
1/0	AG33	C33
1/0	AH33	B36
<u>1/0</u> 1/0	AE29	H30
I/O I/O	AG31 AF30	A37 G31
I/O	AH32	F32
GND	GND*	GND*
VCC	ACC.	VCC*
1/0	AJ32	E33
1/0	AF29	D34
1/0	AH31	B38
1/0	AG30	G33
1/0	AK32	A41
1/0	AJ31	E35
GND	GND*	GND*
1/0	AG29	D36
I/O I/O	AL33 AH30	F36 G35
1/O	AK31	H34
I/O	AJ30	B40
I/O, GCK2	AH29	E37
O (M1)	AK30	D38
GND	GND*	GND*
I (MO)	AJ29	C39
vcc	VCC+	VCC*
I (M2)	AN32	H36
I/O, GCK3	AJ28	F38
I/O (HDC)	AK29	C41
I/O	AL30 AK28	D40 B42
1/0	AM31	J37
I/O (LDC)	AJ27	K36
GND	GND*	GND*
1/0	AN31	H38
1/0	AL29	D42
1/0	AK27	G39
1/0	AL28	C43
1/0	AJ26	F40
1/0	AM30	E41
VCC	VCC*	VCC*
GND	GND* AM29	GND*
I/O I/O	AM29 AK26	J39
I/O	AL27	F42
1/0	AJ25	H40
VO	AN29	G43
I/O	AN28	J41
1/0	AK25	H42
1/0	AL26	N37
vcc	VCC*	VCC*
GND	GND*	GND*
	AJ24	P36
1/0		
I/O I/O I/O	AM27 AM26	M38 J43

XC4085XL Pad Name	BG560	PG559
VO	AL25	K42
1/0	AJ23	K40
1/0	AN26	L43
1/0	AL24	L41
GND	GND*	GND*
I/O	AK23	R37
I/O	AN25	P42
1/0	AJ22	T36
1/0	AL23	N39
VCC I/O	VCC*	VCC*
1/0	AK22	M40 R43
1/0	AM23	N41
1/0	AJ21	R39
GND	GND*	GND*
1/0	AL22	U37
1/0	AN23	T42
1/0	AK21	P40
1/0	AM22	U43
1/0	AJ20	R41
1/0	AL21	V42
1/0	AN21	U39
I/O	AK20	V38
GND	GND*	GND*
VCC	VCC*	VCC*
1/0	AL20	W37
1/0	AJ19	T40
1/0	AM20	Y42
1/0	AK19	U41
1/0	AL19	Y36
GND	AN19 GND*	V40
I/O	AJ18	GND* W39
1/0	AK18	AA43
1/0	AL18	Y38
1/0	AM18	Y40
1/0	AK17	AA37
I/O (INIT)	AJ17	AA39
VCC	VCC*	VCC*
GND	GND*	GND*
1/0	AL17	AA41
1/0	AM17	AB38
1/0	AN17	AB42
1/0	AK16	AB40
1/0	AJ16	AC37
1/0	AL16	AC39
I/O	GND* AM16	GND* AD36
1/0	AL15	AC41
1/0	AK15	AD38
1/0	AJ15	AC43
1/0	AN15	AD40
1/0	AM14	AE39
VCC	VCC*	VCC*
GND	GND*	GND*
I/O	AL14	AE37
I/O	AK14	AF40
1/0	AJ14	AD42
1/0	AN13	AF42
1/0	AM13	AF38
1/0	AL13	AG39
1/0	AK13	AG43
1/0	AJ13	AG37
GND I/O	GND*	GND* AH40
1/0	AM12 AL12	AH40 AJ41
1/0	AK12	AG41
1/0	AN11	AK40
vcc	VCC*	VCC*
1/0	AJ12	AJ39
L <u> </u>	· · · · · · · · · · · · · · · · · · ·	



XC4065XL Pad Name	BG560	PG559
VO	AL11	AH42
10	AK11	AH36
1/0	AM10	AL39
GND	GND*	GND*
1/0	AL10	AJ37
1/0	AJ11	AJ43
<i>v</i> o	AN9	AM40
VO	AK10	AK42
1/0	AM9	AN41
VO	AL9	AL41
NO	AJ10 AM8	AR41 AK36
GND	GND*	GND*
VCC	VCC*	ACC.
VO	AK9	AL37
VO	AL8	AN43
VO	AN7	AM38
1/0	AJ9	AP42
VO	AL7	AN39
1/0	AK8	AR43
VO	AN6	AP40
1/0	AM6	AT40
GND	GND*	GND*
VCC	VCC*	VCC*
1/0	AJ8	AN37
1.0	AL6	AR39
1/0	AK7	AT42
1/0	AM5	BA43
1/0	AM4	AU43
1/0	AJ7	AU39
GND	GND⁺	GND*
1/0	AL5	AT38
I/O	AK6 AN3	AP36
1/0	AN3 AK5	AR37 AV42
1/0	AJ6	AV42 AV40
1/O, GCK4	AL4	AW41
GND	GND*	GND*
DONE	AJ5	AY42
vcc	VCC*	ACC.
PROGRAM	AM1	BB42
I/O (D7)	AH5	BC41
I/O, GCK5	AJ4	AV38
1/0	AK3	BA39
1/0	AH4	AT36
1/0	AL1	BB40
1/0	AG5	AY40
GND	GND*	GND*
1/0	AJ3	BA41
1/O 1/O	AK2	BB38
VO	AG4 AH3	AY38 BC37
1/0	AF5	AW37
1/0	AJ2	AT34
vcc	VCC*	ACC.
GND	GND*	GND*
I/O (D6)	AJ1	AU35
1/0	AF4	AV36
1/0	AG3	BB36
VO	AE5	AY36
1/0	AH1	BC35
1/0	AF3	AW35
1/0	AE4	AU33
1/0	AG2	AT30
VCC	VCC*	VCC*
GND	GND*	GND*
1/0	AD5	AV32
1/0	AF2	AU31
1/0	AF1 AD4	AW33 BB34

XC4065XL Pad Name	BG560	PG559
1/0	AE3	AY34
1/0	AC5	BC33
/0	AÉ1	AU29
/O	AD3	AT28
GND	GND*	GND*
/0	AC4	BA35
/0	AD2	BB30
/0	AB5	AW31
/O	AC3	AY32
VCC	VCC*	VCC*
/O	AB4	BA33
VO	AC1	AU27
/O (D5)	AA5	BC29
/O (CS0)	AB3	AW29
GND	GND*	GND*
<i>I</i> O	AB2	AY30
VO	AA4	BA31
<i>/</i> O	AA3	BB28
<i>/</i> O	Y5	AW27
<i>I</i> O	AA1	BC27
<i>i</i> 0	Y4	AV26
<i>i</i> O	Y3	AU25
/O	72	AY28
GND	GND*	GND*
VCC	VCC*	ACC.
/O	W5	BA29
/O	W4	AT24
/O	W3	BB26
/O	W1	
<i>1</i> 0		AW25 BB24
<i>1</i> 0	V3	AY26
	V5 GND*	
GND		GND*
1/0	V4	AV24
/0	V2	AU23
<i>/</i> O	U2	BA27
<i>/</i> O	U1	BC23
/O (D4)	U5	AY24
//0	U4	AW23
VCC	VCC*	VCC*
GND	GND*	GND*
/O (D3)	U3	BA23
/O (AS)	T2	AV22
<i>/</i> O	T3	AY22
/O	T5	BB22
/O	T4	AU21
/O	R1	AW21
GND	GND*	GND*
/O	R3	BA21
/O	R4	BC21
1/0	R5	AY20
/0	P2	BB20
/O	P3	AT20
<i>i</i> 0	P4	AV20
vcc	VCC*	VCC*
GND	GND*	GND*
/O	N1	AW19
/0	P5	AY18
/O	N2	BB18
/0	N3	AU19
/O	N4	BC17
I/O	M2	BA17
1/0	N5	AV18
1/0	M3	AW17
GND	GND*	GND*
VO (D2)	M4	AY16
/O	L1	BB16
/O	L3	AU17
1/0	M5	BA15
VCC	VCC*	VCC*
VOC	K2	AW15
u	l	A1715

XC4085XL Pad Name	BG560	PG559
1/0	L4	BC15
VO	J1	AY14
I/O	КЗ	BÀ13
GND	GND*	GND*
1/0	L5	AT16
VO	J2	BB14
1/0	K4	AU15
i/O	J3	BC11
1/0	H2	AW13
VO	K5	BB10
1/0	НЗ	AY12
1/0	J4	BA11
GND	GND*	GND*
VCC	VCC*	VCC*
VO	G1	AT14
1/0	F1	AU13
1/0	J5	AV12
1/0	G3	BC9
	H4	AW11
1/0	F2	BB8
I/O	E2	AY10
I/O	H5	AU11
GND	GND*	GND*
VCC	VCC*	VCC*
I/O (D1)	F3	BA9
I/O (RCLK	G4	AW9
RDY/BUSY)		207
<u> </u>	D2	BC7
<u></u>	E3	8YA
1/0	G5	AV8
1/0	C1	AT10
GNĐ	GND*	GND*
I/O	F4	AU9
I/O	D3	BB6
I/O	B3	AW7
I/O	F5	BC3
I/O (D0, DIN)	E4	AY6
I/O, GCK6 (DOUT)	D4	BB4
CCLK	C4	BA5
VCC	VCC*	VCC*
O, TDO	E6	BA3
GND	GND*	GND*
I/O (A0, WS)	D5	AT8
1/O, GCK7 (A1)	A2	AV6
1/0	D6	BB2
1/0	A3	AY4
<u>vo</u>	E7	AR7
1/0	C5	AP8
GND	GND*	GND*
1/0	B4	AT6
//O	D7	AY2
I/O (CS1, A2)	C6	AU5
I/O (A3)	E8	BA1
1/0	B5	AV4
1/0	A5	EWA
VCC	VCC*	VCC*
GND	GND*	GND*
VO	D8	AN7
VO	C7	AR5
1/O	E9	AV2
1/0	B8	AK8
VO		
1/0	D10	AN5
VO	A8	AT4 AU1 AR3 AT2 AL7 VCC* GND* AK8 AM6 AN5

XC4085XL Pad Name	BG560	PG559
VO	C9	AR1
/O	E11	AP4
/ O	A9	AN3
/O	C10	AP2
/O	D11	AJ7
IND	GND*	GND*
/O	B10	AH8
/0	E12	AL5
/O	C11	AN1
/ O	B11	AM4
/CC	VCC*	VCC*
O	D12	AL3
Ö	A11	AJ5
O	E13	AK2
O	C12	AG7
AND	GND*	GND*
0	B12	AK4
0	D13	AJ3
0	C13	AG5
Ö	E14	AJ1
O	A13	AF6
O	D14	AH2
0	C14	AE7
0	B14	AH4
ND	GND*	GND*
CC	VCC*	VCC*
O (A4)	E15	AG3
O (A5)	D15	AD8
O	C15	AG1
Ö	A15	AF4
O (A21)	C16	AE5
O (A20)	E16	AD6
SND	GND*	GND*
0	D16	AD4
0	B16	AF2
0	B17	AC7
O	C17	AD2
O (A6)	E17	AC5
O (A7)	D17	AC3
SND	GND*	GND*

Additional XC4085XL Package Pins

BG560

A1

6/4/97

A33

AC2

VCC Pins A26 A30 B2 A4 A10 A16 A22 B13 B19 B32 C3 C31 C32 D1 R2 D33 K33 N32 E5 H1 М1 V1 **AB33** AF33 T33 W32 AA2 AD1 AK1 AK4 AK33 AL2 AL3 AL31 AM2 AM15 AM21 AM32 AN4 AN8 AN12 AN18 AN24 AN30 **GND Pins** A29 **A**7 A12 A14 A18 A20 A24 A32 B1 B6 В9 B15 B23 B27 **J32** B31 C2 E١ F32 G2 G33 T1 P1 P33 F132 M33 K1 L2 V33 W2 Y1 Y33 AB1 AC32 AD33 AG32 АМЗ AE2 AG1 AH2 AJ33 AL32 AM25 AM11 AM28 AM7 AN2 AM19 АМЗЗ AN5 AN10 AN14 AN16 AN20 AN22 AN27 N.C. Pins

AN1

AN33

July 30, 1997 (Version 1.2)


_	•	-	-	
μ	u	э	o	ñ

VCC F 143 B2 130 G3 126 H34 128 V8	C7 G7	C19 G37	C25 G41
30 G3 126 H34	G7	G37	
126 H32			G41
	2 M8	1100	
20 1/0		M36	N1
30 40	V36	W3	W41
AF8 AF3	6 AK6	AK38	AL1
M36 AT1	2 AT18	AT26	AT32
U37 AU4	1 AV14	AV30	BA7
A37 BC1	1 BC13	BC31	BC43
GND F	Pins		
\25 A39	B12	B32	E1
43 F10) F16	F28	F34
(38 M2	M42	T6	T38
B8 AB3	6 AE1	AE43	AH6
M42 AP6	5 AP38	AT22	AV10
V34 AW	1 AW5	AW39	AW43
C5 BC1	9 BC25	BC39	
	M36 AT1 U37 AU4 A37 BC GND F 425 A38 E43 F10 (38 M2 NB8 AB3 M42 AP6 V34 AW	M36 AT12 AT18 U37 AU41 AV14 A37 BC1 BC13 GND Pins U25 A39 B12 E43 F10 F18 G38 M2 M42 LB8 AB36 AE1 M42 AP6 AP38 V34 AW1 AW5	M36 AT12 AT18 AT26 U37 AU41 AV14 AV30 A37 BC1 BC13 BC31 GND Pins U25 A39 B12 B32 E43 F10 F16 F28 U38 M2 M42 T6 M88 AB36 AE1 AE43 M42 AP6 AP38 AT22 V34 AW1 AW5 AW39

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.

† = E only, †† = XL only

Ordering Information



X9020



Headquarters

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 U.S.A.

Tel: 1 (800) 255-7778 1 (408) 559-7778 Fax: 1 (800) 559-7114

Net: hotline@xilinx.com Web: http://www.xilinx.com

North America

Irvine, California (714) 727-0780

Englewood, Colorado (303) 220-7541

Sunnyvale, California (408) 245-9850

Schaumburg, Illinois (847) 605-1972

Nashua, New Hampshire (603) 891-1098

Raleigh, North Carolina

(919) 846-3922 West Chester, Pennsylvania

(610) 430-3300

Dallas, Texas (972) 960-1043

Europe

Xilinx, Ltd. Byfleet, United Kingdom Tel: (44) 1-932-349403 Net: ukhelp@xilinx.com

Xilinx Sarl Jouv en Josas, France Tel: (33) 1-34-63-01-01 Net: frhelp@xilinx.com

c/o Dipcom Electronics Kista, Sweden Tel: (46) 8-752-24-70

Xilinx GmbH Munich, Germany Tel: (49) 89-93088-0 Net: dihelp@xilinx.com

Japan

CB = Top Brazed Ceramic Quad Flat Pack

Xilinx, K.K. Tokyo, Japan Tel: (81) 3-3297-9191

Hong Kong

Xilinx Asia Pacific Hong Kong Tel: (852) 2424-5200 Net: hongkong@xilinx.com

Korea

Xilinx Korea Seoul, Korea Tel: (82) 2-761-4277 Fax: (82) 2-761-4278

© 1997 Xilinx, Inc. All rights reserved. The Xilinx name and the Xilinx logo are registered trademarks, all XC-designated products are trademarks, and the Programmable Logic Company is a service mark of Xilinx, Inc. All other trademarks and registered trademarks are the property of their respective owners.

Xilinx, Inc. does not assume any liability arising out of the application or use of any product described herein; nor does it convey any license under its patent, copyright or maskwork rights or any rights of others. Xilinx, Inc. reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, Inc. cannot assume responsibility for the use of any circuitry described other than circuitry entirely embodied in its products. Products are manufactured under one or more of the following U.S. Patents: (4,847,612; 5,012,135; 4,967,107; 5,023,606; 4,940,909; 5,028,821; 4,870,302; 4,706,216; 4,758,985; 4,642,487; 4,695,740; 4,713,557; 4,750,155; 4,821,233; 4,746,822; 4,820,937; 4,783,607; 4,855,669; 5,047,710; 5,068,603; 4,855,619; 4,835,418; and 4,902,910. Xilinx, Inc. cannot assume responsibility for any circuits shown nor represent that they are free from patent infringement or of any other third party right. Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made.