### Advanced Micro Devices

### PAL16R8 Family

#### 20-Pin TTL Programmable Array Logic

#### DISTINCTIVE CHARACTERISTICS

- As fast as 4.5 ns maximum propagation delay
- Popular 20-pin architectures: 16L8, 16R8, 16R6, 16R4
- Programmable replacement for high-speed TTL logic
- Register preload for testability

- Power-up reset for initialization
- Extensive third-party software and programmer support through FusionPLD partners
- 20-Pin DIP and PLCC packages save space
- 28-Pin PLCC-4 package provides ultra-clean high-speed signals

#### **GENERAL DESCRIPTION**

The PAL16R8 Family (PAL16L8, PAL16R8, PAL16R6, PAL16R4) includes the PAL16R8-5/4 Series which provides the highest speed in the 20-pin TTL PAL device family, making the series ideal for high-performance applications. The PAL16R8 Family is provided with standard 20-pin DIP and PLCC pinouts and a 28-pin PLCC pinout. The 28-pin PLCC pinout contains seven extra ground pins interleaved between the outputs to reduce noise and increase speed.

The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array.

The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.


The entire PAL device family is supported by the FusionPLD partners. The PAL family is programmed on conventional PAL device programmers with appropriate personality and socket adapter modules. Once the PAL device is programmed and verified, an additional connection may be opened to prevent pattern readout. This feature secures proprietary circuits.


#### PRODUCT SELECTOR GUIDE

Device	Dedicated Inputs	Outputs	Product Terms/ Output	Feedback	Enable
PAL16L8	10	6 comb. 2 comb.	7 7	I/O -	prog. prog.
PAL16R8	8	8 reg.	8	reg.	pin
PAL16R6	8	6 reg. 2 comb.	8 7	reg. I/O	pin prog.
PAL16R4	8	4 reg. 4 comb.	8 7	reg. I/O	pin prog.


Publication# 16492 Rev. D Amendment/0 Issue Date: February 1996

#### **BLOCK DIAGRAMS**






### **BLOCK DIAGRAMS**



16492D-3



16492D-4


#### **CONNECTION DIAGRAMS**

#### **Top View**


#### 20 Vcc (Note 1) 19 (Note 10) 11 E 18 (Note 9) 12 17 (Note 8) Із 🛚 16 (Note 7) 14 🗌 6 15 (Note 6) 15 14 (Note 5) l6 🗌 (Note 4) 17 C (Note 3) 9 la 🛴 GND [ 11 (Note 2) 16492D-5

DIP

#### 20-Pin PLCC



28-Pin PLCC



#### **PIN DESIGNATIONS**

CLK Clock GND Ground ı Input Input/Output I/O = 0 Output ŌĒ **Output Enable** Vcc Supply Voltage


#### Note:

Pin 1 is marked for orientation.

Note	16L8	16R8	16R6	16R4
1	lo	CLK	CLK	CLK
2	l9	ŌĒ	<u>OE</u>	ŌĒ
3	O <sub>1</sub>	O <sub>1</sub>	1/01	1/01
4	I/O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	I/O <sub>2</sub>
5	I/O <sub>3</sub>	Оз	O <sub>3</sub>	Оз
6	I/O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>
7	I/O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O₅
8	I/O <sub>6</sub>	O <sub>6</sub>	O <sub>8</sub>	O <sub>6</sub>
9	1/07	O <sub>7</sub>	O <sub>7</sub>	I/O <sub>7</sub>
10	Ов	Ов	I/O <sub>8</sub>	I/O <sub>8</sub>

### ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combinations				
PAL16L8				
PAL16R8	-5PC, -5JC, -4JC			
PAL16R6	-570, -510, -410			
PAL16R4				
PAL16L8-7				
PAL16R8-7	PC, JC, DC			
PAL16R6-7				
PAL16R4-7				
PAL16L8D/2				
PAL16R8D/2	PC, JC			
PAL16R6D/2	. 3,00			
PAL16R4D/2				

#### **Valid Combinations**

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# ORDERINGNFORMATION Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
PAL16L8						
PAL16R8	R R-2 A					
PAL16R6	B, B-2, A, B-4	CN, CNL, CJ				
PAL16R4						

#### Valid Combinations

ValidCombinationslists configurationsplanned to be supported in volume for this device. Consult the localAMDsalesofficeto confirmavailability of specific validcombinations and to check on newly releasedcombinations.

Note: Marked with MMI logo.

#### **FUNCTIONAL DESCRIPTION**

#### Standard 20-Pin PAL Family

The standard bipolar 20-pin PAL family devices have common electrical characteristics and programming procedures. Four different devices are available, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Extra test words are preprogrammed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

#### **Pinouts**

The PAL16R8 Family is available in the standard 20-pin DIP and PLCC pinouts and the PAL16R8-4 Series is available in the new 28-pin PLCC pinout. The 28-pin PLCC pinout gives the designer the cleanest possible signal with only 4.5 ns delay.

The PAL16R8-4 pinout has been designed to minimize the noise that can be generated by high-speed signals. Because of its inherently shorter leads, the PLCC package is the best package for use in high-speed designs. The short leads and multiple ground signals reduce the effective lead inductance, minimizing ground bounce. Placing the ground pins between the outputs optimizes the ground bounce protection, and also isolates the outputs from each other, eliminating cross-talk. This pinout can reduce the effective propagation delay by as much as 20% from a standard DIP pinout. Design files for PAL16R8-4 Series devices are written as if the device had a standard 20-pin DIP pinout for most design software packages.

#### Variable Input/Output Pin Ratio

The registered devices have eight dedicated input lines, and each combinatorial output is an I/O pin. The PAL16L8 has ten dedicated input lines and six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

#### Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin and may be configured as a dedicated input if the output buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

#### Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock input.

#### **Register Preload**

The register on the AMD marked 16R8, 16R6, and 16R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### **Power-Up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL16R8 Family will be HIGH due to the active-low outputs. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

#### **Security Fuse**

After programming and verification, a PAL16R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.


#### **Quality and Testability**

The PAL16R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.


#### Technology


The PAL16R8-5, -7 and D/2 are fabricated with AMD's oxide isolated bipolar process. The array connections are formed with highly reliable PtSi fuses. The PAL16R8B, B-2, A and B-4 series are fabricated with AMD's advanced trench-isolated bipolar process. The array connections are formed with proven TiW fuses for reliable operation. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.






16492D-8







16492D-11



#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Static Discharge Voltage ...... 2001 V

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75	5 V to +5.25 \

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IoH = -3.2 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		<b>v</b>
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vi	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.2	٧
Іін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μΑ
la.	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μА
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
lozн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 2.7 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μΑ
lozL	Off-State Output Leakage Current LOW	Vour = 0.4 V, Vcc = Max Vin = Vih or ViL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		210	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Descrip	tion	Test Condition	18	Тур	Unit
Cin	Input Capacitance	CLK, OE	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	8	
Соит	Output Capacitance		V <sub>OUT</sub> = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	8	pF

#### Note:

#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

				-	_	_	•		
					-5		-4		
Parameter Symbol	Parameter Description			Min (Note 3)	Max	Min (Note 3)	Max	Unit	
t <sub>PD</sub>	Input or Feed	back to Combinatorial	Output	16L8, 16R8, 16R4	1	5	1	4.5	ns
ts	Setup Time fr	om Input or Feedback	to Clock		4.5		4.5		ns
tн	Hold Time				0		0		ns
tco	Clock to Outp	out			1	4.0	1	3.5	ns
tskewn	Skew Betwee	n Registered Outputs (Note 4)				1		0.5	ns
twL		LOW		16R8, 16R6, 16R4	4		4		ns
twн	Clock Width	HIGH	HIGH		4		4		ns
	Maximum	External Feedback	1/(ts + tco)	].	117		125		MHz
fmax	Frequency (Note 5)	Internal Feedback (fcnt)	1/(ts + tcr) (Note 6)		125		125		MHz
		No Feedback	1/(tw+ twL)	]	125		125		MHz
tezx	OE to Output	Enable			1	6.5	1	6.5	ns
texz	OE to Output	OE to Output Disable			1	5	1	5	ns
tea		out to Output Enable Using oduct Term Control		16L8, 16R6,	2	6.5	2	6.5	ns
ten	Input to Outpo	ut Disable Using Control		16R4	2	5	2	5	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for t<sub>PD</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>PXZ</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Skew testing takes into account pattern and switching direction differences between outputs.
- 5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation:
   t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### ARSOLUTE MAXIMUM RATINGS

ADOOLO I E MAXIMOM HA IMAO
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to + 7.0 V
DC Input Voltage1.2 V to + 7.0 V
DC Input Current30 mA to + 5 mA
DC Output or I/O Pin
Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA	2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = −18 mA, V <sub>CC</sub> = Min		-1.2	٧
Ін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μА
lıL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μА
li	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Гохн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 2.7 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA) Vcc = Max		180	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozt (or IIH and lozh).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	5	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	8	PF

#### Note:

#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Des	Parameter Description					Unit
	Input or Feedba	ick to		16L8, 16R6,	3	7.5	
tpo	Combinatorial Output		Output Switching	16R4	3	7	ns
ts	Setup Time from	n Input or Feedback to	Clock		7		ns
tн	Hold Time			1	0		ns
tco	Clock to Output			7	1	6.5	ns
tskew	Skew Between	Registered Outputs (N	ote 4)	16R8, 16R6,		1	ns
tw∟	Clock Width	LOW	LOW		5		ns
twн	Clock Width	HIGH			5		ns
	Maximum	External Feedback	( 1/(ts + tco)		74		MHz
<b>f</b> MAX	Frequency (Note 5)	Internal Feedback (fcnt)	1/(ts + tcr) (Note 6)		100		MHz
		No Feedback	1/(tw+ + twL)		100		MHz
tezx	OE to Output Enable				1	8	ns
texz	OE to Output Disable				1	8	ns
tea	Input to Output	put to Output Enable Using Product Term Control		16L8, 16R6,	3	10	ns
ten	Input to Output	Disable Using Product	Term Control	16R4	3	10	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for t<sub>PO</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>PXZ</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Skew is measured with all outputs switching in the same direction.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation: t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) – t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

with Respect to Ground ...... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA	2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.5	
hн	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max (Note 2)		25	μΑ
lıL	Input LOW Current	Vin = 0.4 V, Vcc = Max (Note 2)		-250	μА
l <sub>1</sub>	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		100	μА
Гохн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μA
lozu	Off-State Output Leakage Current LOW	Vout = 0.4 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μ <b>Α</b>
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		180	mA

- These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V T <sub>A</sub> = 25°C	5	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	) P

#### Note:

#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Des	Parameter Description					
teo	Input or Feedba	ck to Combinatorial Outpu	k to Combinatorial Output 16L8, 16R6, 16R4			10	ns
ts	Setup Time fron	n Input or Feedback to Clo	ck		10		ns
tн	Hold Time				0		ns
tco	Clock to Output					7	ns
twL	Clock Width	LOW	LOW		8		ns
twн	}	HIGH	HIGH		8		ns
	Maximum	External Feedback	1/(ts + tco)	16R4	58.8		MHz
fmax		Internal Feedback (fcnt)	1/(ts + tcr) (Note 5)		60		MHz
		No Feedback	1/(tw+ + twL)	1	62.5		MHz
tezx	OE to Output Er	nable		1	2	10	ns
texz	OE to Output Disable				2	10	ns
tea	Input to Output Enable Using Product Term Control			16L8, 16R6,	3	10	ns
ten	Input to Output	Disable Using Product Ter	m Control	16R4	3	10	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for t<sub>PO</sub>, t<sub>CO</sub>, t<sub>PZX</sub>, t<sub>PXZ</sub>, t<sub>EA</sub>, and t<sub>ER</sub> are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- 5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{SC}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage ..... -1.5 V to Vcc + 0.5 V

DC Output or I/O Pin

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	lон = −3.2 mA	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	2.4		٧
Vol	Output LOW Voltage	loL = 24 mA	VIN = VIH OF VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	>
Vi	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min			-1.2	>
lін	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max (Note 2)			25	μА
lı.	Input LOW Current	Vin = 0.4 V, Vcc =	Max (Note 2)		-250	μΑ
lı	Maximum Input Current	Vin = 5.5 V, Vcc =	Мах		100	μΑ
Іогн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc Vin = Vih or Vil (No			100	μА
lozı	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = Vih or ViL (Note 2)			-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub>	= Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs V <sub>CC</sub> = Max	Open (lout = 0 mA)		180	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.
   Voυτ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C	8	
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	9	ρF

#### Note:

#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Des	Parameter Description					Unit
teo	Input or Feedba	ck to Combinatorial Outpu	t	16L8, 16R6, 16R4		15	ns
ts	Setup Time from	n Input or Feedback to Clo	ck		15		ns
tн	Hold Time			1	0		ns
tco	Clock to Output	or Feedback	or Feedback			12	ns
tw.	Clock Width	LOW	LOW		10		ns
twн	1	HIGH		16R8, 16R6, 16R4	10		ns
	Maximum	External Feedback	1/(ts + tco)	1	37		MHz
fmax	(Note 3)	No Feedback	1/(tw+ + twL)	1	50		MHz
tezx	OE to Output Er	nable		1		15	ns
texz	OE to Output Disable			1		15	ns
tea	Input to Output Enable Using Product Term Control			16R8,16R6,	_	15	ns
ten	Input to Output	Disable Using Product Ter	m Control	16R4		15	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitancemay be affected.



#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage ..... -1.5 V to Vcc + 0.5 V

DC Output or I/O Pin

Voltage ..... -0.5 V to Vcc + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ...... 0°C to +75°C

Supply Voltage (Vcc) with Respect to Ground ..... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 24 mA		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.2	٧
hн	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μА
IIL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-100	μА
lı	Maximum Input Current	Vin = 5.5 V, Vcc = Max		100	μА
Іоzн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μА
lozu	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
loc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA) V <sub>CC</sub> = Max		90	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	7	_
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	7	pF

#### Note:

#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Des	cription		Min	Max	Unit	
teo	Input or Feedba	ck to Combinatorial Outpu	k to Combinatorial Output 16L8, 16R6, 16R4			25	ns
ts	Setup Time from	Input or Feedback to Ck	ock		25		ns
tн	Hold Time			]	0		ns
tco	Clock to Output					15	กร
twL	Clock Width	LOW		]	15		ns
twн	L	HIGH		16R8, 16R6, 16R4			ns
	Maximum Frequency (Note 4)	External Feedback	1/(ts + tco)		25		MHz
f <sub>MAX</sub>		Internal Feedback (fcnт)	1/(ts + tcr) (Note 5)		28.5		MHz
		No Feedback	1/(tw+ + twL)	7 1	33		MHz
tezx	OE to Output Er	nable			20	ns	
texz	OE to Output Disable					20	ns
tea	Input to Output I	Input to Output Enable Using Product Term Control				25	ns
ten	Input to Output [	Disable Using Product Te	rm Control	16R4		25	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Calculated from measured f<sub>MAX</sub> internal.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation:
   t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) t<sub>S</sub>.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage ..... -1.5 V to Vcc + 0.5 V

DC Output or I/O Pin

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Voltage . . . . . . . . . . . . . . . -0.5 V to Vcc + 0.5 V

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)

Operating in Free Air ..... 0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground ..... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Descripti	on	Test Condition	18	Min	Max	Unit
Vон	Output HIGH Voltage		lон = −3.2 mA	VIN = VIH Or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage		loL = 24 mA	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min		0.5	٧
ViH	Input HIGH Voltage		Guaranteed Inp Voltage for all I	ut Logical HIGH nputs (Note 1)	2.0		٧
VIL	Input LOW Voltage		Guaranteed Inp Voltage for all In	out Logical LOW oputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage		lin = -18 mA, Va	oc = Min		-1.2	٧
lin	Input HIGH Current		V <sub>IN</sub> = 2.7 V, V <sub>CC</sub>	: = Max (Note 2)		25	μА
hL.	Input LOW Current		V <sub>IN</sub> = 0.4 V, V <sub>CC</sub>	: = Max (Note 2)		-250	μА
li	Maximum Input Curre	nt	VIN = 5.5 V, VCC	= Max		100	μА
lozн	Off-State Output Leak Current HIGH	age	Vout = 2.7 V, V Vin = Vih or Vil	•		100	μА
lozu	Off-State Output Leakage Current LOW		Vout = 0.4 V, V Vin = Vih or Vil			-100	μА
Isc	Output Short-Circuit Current		Vout = 0.5 V, V	cc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	16L8 16R8/6/4	V <sub>IN</sub> = 0 V, Outpi V <sub>CC</sub> = Max	uts Open (lout = 0 mA)		1 <u>55</u> 180	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozt (or IIH and lozH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vcc = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V T <sub>A</sub> = 25°C	7	pF
Соит	Output Capacitance	V <sub>о</sub> т = 2.0 V	f = 1 MHz	7	ן "

#### Note:

#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Desc	cription			Min	Max	Unit
ted	Input or Feedbac	Input or Feedback to Combinatorial Output 16L8, 16R6, 16R4				25	ns
ts	Setup Time from Input or Feedback to Clock				25		ns
tн	Hold Time				0		ns
tco	Clock to Output				15	ns	
tw∟	Clock Width	LOW			15		ns
twн		HIGH		1000 1000	15		ns
	Maximum	External Feedback	1/(ts + tco)	16R8, 16R6, 16R4	25		MHz
fmax	Frequency (Note 4)	Internal Feedback (fcnt)	1/(ts + tcr) (Note 5)		28.5		MHz
		No Feedback	1/(tw+ + twL)		33		MHz
tpzx	OE to Output En	able				20	ns
texz	OE to Output Disable					20	ns
tea .	Input to Output Enable Using Product Term Control		16R8, 16R6,		25	ns	
ten	Input to Output Disable Using Product Term Control			16R4		25	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Calculated from measured f<sub>MAX</sub> internal.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature6	5°C to +150°C
Ambient Temperature with Power Applied5	5°C to +125°C
Supply Voltage with Respect to Ground	0.5 V to +7.0 V
DC Input Voltage	1.5 V to +5.5 V
DC Output or I/O Pin Voltage	5.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -1 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 8 mA		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.5	٧
lн	Input HIGH Current	V <sub>IN</sub> = 2.4 V, V <sub>CC</sub> = Max (Note 2)		25	μА
lı.	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-250	μΑ
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		100	μА
Іогн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μА
lozu	Off-State Output Leakage Current LOW	Vout = 0.4 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	-250	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		55	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of liL and lozL (or liH and lozH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V as been chosen to avoid test problems caused by tester ground degradation.




### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description				Min	Max	Unit
teo	Input or Feedback to Combinatorial Output		16L8, 16R6, 16R4		35	ns	
ts	Setup Time from	Time from Input or Feedback to Clock			35		ns
tн	Hold Time		] [	0		ns	
tco	Clock to Output	or Feedback		16R8, 16R6,	·	25	ns
twL	Clock Width	LOW		16R4	25		ns
twн		HIGH		] [	25		ns
	Maximum	External Feedback	1/(ts + tco)		16		MHz
fmax	Frequency (Note 2)	No Feedback	1/(tw+ + twL)		20		MHz
tezx	OE to Output Enable		] [		25	ns	
texz	OE to Output Disable		][		25	ns	
tea	Input to Output Enable Using Product Term Control			16L8, 16R6,		35	ns
ten	Input to Output Disable Using Product Term Control		16R4		35	ns	


<sup>1.</sup> See Switching Test Circuit for test conditions.

These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.


#### **SWITCHING WAVEFORMS**




**Combinatorial Output** 




Registered Output




Registered Output Skew



Clock Width




Input to Output Disable/Enable




16492D-17 **OE** to Output Disable/Enable

- 1.  $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2 ns-3 ns typical.

#### **KEY TO SWITCHING WAVEFORMS**



#### **SWITCHING TEST CIRCUIT**




			Commercial		Measured	
Specification	S <sub>1</sub>	C∟	R <sub>1</sub>	R <sub>2</sub>	Output Value	
tpp, tco	Closed		All but B-4:	All but B-4:	1.5 V	
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	1.5 V	
tpxz, ter	H → Z: Open L → Z: Closed	5 pF	B-4: 800 Ω	B-4: 1.56 kΩ	H → Z: VOH – 0.5 V L → Z: VOL + 0.5 V	




#### **MEASURED SWITCHING CHARACTERISTICS for the PAL16R8-5**

V<sub>CC</sub> = 4.75 V, T<sub>A</sub> = 75°C (Note 1)



16492D-19

tpp vs. Number of Outputs Switching




16492D-20


t<sub>PD</sub> vs. Load Capacitance V<sub>CC</sub> = 5.25 V, T<sub>A</sub> = 25°C

#### Note:


 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where tpp may be affected.

#### **CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS for the PAL16R8-4/5** Vcc = 5.0 V, TA = 25°C






**Output, HIGH** 




### **MEASURED SWITCHING CHARACTERISTICS for the PAL16R8-7**

Vcc = 4.75 V, T<sub>A</sub> = 75°C (Note 1)



16492D-24

tpp vs. Number of Outputs Switching




tpp vs. Load Capacitance


#### Note:


 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where tro may be affected.

### CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS for the PAL16R8-7 $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$











### INPUT/OUTPUT EQUIVALENT SCHEMATICS



**Typical Input** 



**Typical Output** 


#### **POWER-UP RESET**

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will be HIGH due to the inverting output buffer. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

Vcc can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit		
ten	Power-Up Reset Time	1000	ns		
ts	Input or Feedback Setup Time	See	See Switching		
tw.	Clock Width LOW		acteristics		



**Power-Up Reset Waveform**