SYNCHRONOUS **SRAM**

64K x 18 SRAM

+3.3V SUPPLY, PIPELINED, BURST COUNTER AND SINGLE CYCLE DESELECT

FEATURES

- Fast access times: 4.5, 5, 6, 7 and 8ns
- Fast OE access time: 5 and 6ns
- Single +3.3V + 10% / -5% power supply
- 5V-tolerant I/C
- SNOOZE MODE for reduced power standby*
- Single cycle disable (Pentium™ BSRAM compatible)
- Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE*
- Three chip enables for simple depth expansion and address pipelining*
- Clock controlled, registered, address, data I/O and control for fully pipelined applications
- · Internally self-timed WRITE cycle
- WRITE pass-through capability
- Burst control pin (interleaved or linear burst)*
- Automatic power-down for portable applications
- High density, high speed packages
- Low capacitive bus loading
- High 30pF output drive capability at rated access time
- DIMMs also available

OPTIONS	MARKING
Timing	
4.5ns access/8ns cycle	-4. 5
5ns access/10ns cycle	-5
6ns access/12ns cycle	-6
7ns access/15ns cycle	-7
8ns access/20ns cycle	-8
• Packages	
52-pin PLCC	EJ
100-pin TQFP	LG
Low power	P
• 2V data retention, low power	L


• Part Number Example: MT58LC64K18D7LG-7 P

*TQFP package only


PIN ASSIGNMENT (Top View)

52-Pin PLCC

(SA-1)



100-Pin TQFP (SB-1)



**Pin 49 is reserved for A16, pin 50 for A17

GENERAL DESCRIPTION

The Micron SyncBurst™ SRAM family employs highspeed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using an advanced CMOS process.

The MT58LC64K18D7 SRAM integrates a 64K x 18 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (\overline{CE}) , two additional chip enables for easy depth expansion (CE2, CE2, burst control inputs (ADSC, ADSP, ADV) byte write (nables $(\overline{WEH}, \overline{WEL}, \overline{BWE})$ and global write (\overline{GW}) .

Asynchronous inputs include the output enable (\overline{OE}) , clock (CLK), snooze enable (ZZ) and burst mode (MODE). The data-out (Q), enabled by \overline{OE} , is also asynchronous. WRITE cycles can be from 1 to 2 bytes wide as controlled by the write control inputs.

Burst operation can be initiated with either address status processor (ADSP) or address status controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (\overline{ADV}) .


Address and write control are registered on-thip to simplify WRITE cycles. This allows self-timed WRITE cycles.

Individual byte enables allow individual bytes to be written. WEL controls DQ1-DQ8 and DQP1. WEH controls DQ9-DQ16 and DQP2, conditioned by BWE being LOW. GW LOW causes all bytes to be written. WRITE passthrough makes written data immediately available at the output register during the READ cycle following a WRITE as controlled solely by OE to improve cache system response. The device incorporates an additional pipelined enable register to allow depth expansion without penalizing system performance.

The "L" version of this device has a data retention option which is useful for battery backup mode of operation. Although the part is not guaranteed to operate functionally below Vcc MIN, it will retain data with a minimum of power dissipation.

The MT58LC64K18D7 operates from a +3.3V power supply and all inputs and outputs are TTL-compatible and 5V tolerant. The device is ideally suited for Pentium™ and PowerPC™ pipelined systems and systems that benefit from a very wide high-speed data bus. The device is also ideal in generic 18-, 36- and 72-bit-wide applications.

FUNCTIONAL BLOCK DIAGRAM



*LG package only

NOTE: 1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

MICHON

PIN DESCRIPTIONS

DESCRIPTION **PLCC PINS TOFPPINS** SYMBOL TYPE 26, 25, 24, 23, 37, 36, 35, 34, A0-A15 Synchronous Address Inputs: These inputs are registered and Input | 22.21.7.6. 33, 32, 100, 99, must meet the setup and hold times around the rising edge of 49, 48, 47, 33, 82, 81, 80, 48, CLK. 32, 31, 30, 29 47, 46, 45, 44 WEH. WEL Synchronous Byte Write Enables: These active LOW inputs 94,93 Input 4.3 allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. WEL controls DQ1-DQ8 and DQP1. WEH controls DQ9-DQ16 and DQP2. Data I/O are tristated if either of these inputs are LOW. **BWE** Input Byte Write Enable: This active LOW input permits byte write 87 n/a operations and must meet the setup and hold times around the rising edge of CLK. GW Global Write: This active LOW input allows a full 18-bit WRITE 88 Input n/a to occur independent of the BWE and WEn lines and must meet the setup and hold times around the rising edge of CLK. CLK Clock: This signal registers the address, data, chip enable, byte 51 89 Input write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. CE Synchronous Chip Enable: This active LOW input is used to 5 98 Input enable the device and conditions internal use of ADSP. This input is sampled only when a new external address is loaded. Synchronous Chip Enable: This active LOW input is used to CE₂ 92 Input n/a enable the device. This input is sampled only when a new external address is loaded. Synchronous Chip Enable: This active HIGH input is used to CE₂ 97 Input n/a enable the device. This input is sampled only when a new external address is loaded. ŌĒ Output Enable: This active LOW asynchronous input enables 50 86 Input the data I/O output drivers. ADV Synchronous Address Advance: This active LOW input is used Input 52 83 to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first

1

clock after an ADSP cycle is initiated if a WRITE cycle is

Synchronous Address Status Processor: This active LOW

input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC but

desired (to ensure use of correct address).

dependent upon CE being LOW.

ADSP

Input

84

MICHON

PIN DESCRIPTIONS (continued)

m	PLCC PINS	TQFP PINS	SYMBOL	TYPE	DESCRIPTION
SYNCHRONOUS	2	85	ADSC	Imput	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if \overline{CE} is LOW. \overline{ADSC} is also used to place the chip into power-down state when \overline{CE} is HIGH.
RON	n/a	31	MODE	Ir:put	Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED BURST. Do not alter input state while device is operating.
	n/a	64	ZZ	Input	Snooze Enable: This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained.
	34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12, 13, 14, 15, 18, 19	58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23	DQ1-DQ16	Input/ Output	SRAM Data I/O: Low Byte is DQ1-DQ8. High Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK.
Ē	46, 20	74,24	DQP1, DQP2	Input/ Output	Parity Data I/O: Low Byte Parity is DQP1. High Byte Parity is DQP2.
PIPELINE	10, 17, 28, 36, 43	4, 11, 14, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	Vcc	Supply	Power Supply: +3.3V +10%/-5%
D S	11, 16, 27, 37, 42	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	St pply	Ground: GND
SRAM		1, 2, 3, 6, 7, 16, 25, 28, 29, 30, 38*, 39*, 42*, 43*, 49, 50, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96		,	No Connect: These signals are not internally connected. These signals may be connected to ground to improve package heat dissipation.

^{*}These pins are reserved as DNU pins (Do Not Use) on the 2 Meg and 4 Meg versions of the SyncBurst family. It is recommended that these pins be left unconnected ir any designs to allow for future upgradability.

BURST ADDRESS TABLE (MODE = NC OR HIGH)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

BURST ADDRESS TABLE (MODE = GND)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR WRITE COMMANDS

Function	GW	BWE	WEL	WEH
READ	Н	Н	X	Χ
READ	H	L	Н	н
WRITE Low Byte	н	L	L	Н
WRITE High Byte	Н	L	Н	L
WRITE all bytes	Н	L	L	Ļ
WRITE all bytes	L	Х	Х	Х

PASS-THROUGH TRUTH TABLE

PREVIOUS CYCLE ¹		PRESENT CYC	CLE			NEXT CYCLE
OPERATION	WEs	OPERATION	CE	WEs	ŌĒ	OPERATION
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L ^{2 3}	Initiate READ cycle Register A(r), Q = D(n-1)	L	Н	L	Read D(n)
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L ^{2.3}	No new cycl∋ Q = D(n-1)	Н	Н	L	No carry-over from previous cycle
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L ^{2, 3}	No new cycl∋ Q = HIGH-Z	Н	Н	Н	No carry-over from previous cycle
Initiate WRITE cycle, one byte Address = A(n-1), data = D(n-1)	One L ²	No new cycl∋ Q = D(n-1) for one byte	Н	Н	L	No carry-over from previous cycle

- 1. Previous cycle may be either BURST or NONBURST cycle.
- 2. BWE is LOW when one or two WEn is LOW.
- 3. GW LOW will yield identical results.

SYNCHRONOUS PIPELINED SRAW

MICHON

TRUTH TABLE

OPERATION	ADDRESS USED	CE	CE2	CE2	ZZ	ADSP	ADSC	ADV	WRITE	ŌĒ	CI.K	DQ
Deselected Cycle, Power-down	None	Н	X	Х	L	Х	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	\overline{x}	L	L	L	Х	X	X	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Н	Х	L	L	Х	Х	Х	Χ	L-H	High-Z
Deselected Cycle, Power-down	None	L	X	٦	L	Н	L	Х	X	Χ	L-H	High-Z
Deselected Cycle, Power-down	None	L	H	Х	L	Н	L	Х	X	Х	L-H	High-Z
SNOOZE MODE, Power-down	None	Х	\overline{x}	Х	Н	Х	Х	Х	Х	Χ	X	High-Z
READ Cycle, Begin Burst	External	L		Н	L	L	X	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L		Н	L	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	X	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	\overline{x}	Х	L	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	$\overline{\mathbf{x}}$	Х	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	X	Х	L	х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	X	Х	L	Н	Н	L	L	Χ	L-H	D
WRITE Cycle, Continue Burst	Next	Н	\overline{x}	Х	L	X	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	X	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	\overline{x}	Х	L	H	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	X	Х	L	Х	Н	Н	Н	L	L∘H	Q
READ Cycle, Suspend Burst	Current	Н	X	Х	L	X	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	$\overline{\mathbf{x}}$	Х	L	Н	Н	Н	L	Χ	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	X	Х	L	Х	Н	Н	L	Х	L-H	D

- X means "don't care." H means logic HIGH. L means logic LOW. WRITE=L means any one or more byte
 write enable signals (WEL or WEH) and BWE are LOW or GW is LOW. WRITE=H means all byte write
 enable signals are HIGH.
- 2. WEL enables WRITEs to DQ1-DQ8, DQP1. WEH enables WRITEs to DQ9-DQ16, DQP2.
- 3. All inputs except OE must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 4. Wait states are inserted by suspending burst.
- 5. For a WRITE operation following a READ operation, $\overline{\text{OE}}$ must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
- 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 7. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and EWE LOW or GW LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.

MT58LC64K18D7 64K x 18 SYNCBURST SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss0.5V to +4.6V
VIN0.5V to +6\
Storage Temperature (plastic)55°C to +150°C
Junction Temperature**+150°C
Short Circuit Output Current

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = +3.3V +10\%/-5\%$ unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	V	1, 2
Input High (Logic 1) Voltage	For MODE and ZZ	ViH	2.4	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILI	-1	1	μА	14
Output Leakage Current	Output(s) disabled, 0V ≤ Vout ≤ Voc	ILo	-1	1	μА	
Output High Voltage	юн = -4.0mA	Voн	2.4		V	1, 11, 17
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1, 11
Supply Voltage		Vcc	3.135	3.6	V	1

							MAX				
DESCRIPTION	CONDITIONS	SYM	VER	TYP	-4.5	-5	-6	-7	-8	UNITS	NOTES
Power Supply Current: Operating	Device selected; all inputs ≤ V _{IL} or ≥ V _{IH} ; cycle time ≥ ^t KC MIN; Vcc = MAX; outputs open	Icc	ALL	180	425	360	325	275	235	mA	3, 12, 13
Power Supply Current: Idle	Device selected; Vcc = MAX; ADSC, ADSP, GW, BWs, ADV ≥ VIII: all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; cycle time ≥ ¹KC MIN	Icc1	ALL	30	76	71	66	61	51	mA	12, 13
CMOS Standby	Device deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2;	ISB2	STD	0.5	5	5	5	5	5	mA	12, 13
l.	all inputs static; CLK frequency = 0	TODE	Р	0.2	2	2	2	2	2	mA	
TTL Standby	Device deselected; Vcc = MAX; all inputs ≤ V _{IL} or ≥ V _{IH} ;	Isa3	STD	15	25	25	25	25	25	mA	12, 13
	all inputs static; CLK frequency = 0	1000	Р	8	18	18	18	18	18	mA	
Clock Running	Device deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; CLK cycle time ≥ ^t KC MIN	ISB4	ALL	30	76	71	66	61	51	mA	12, 13

SYNCHRONOUS PIPELINED SRAM

MICHON

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	T _A = 25°C; † = 1 MHz	Cı	3	4	pF	4
Input/Output Capacitance (DQ)	Vcc = 3.3V	Co	6	8	pF	4
Address and Clock Input Capacitance		CA	2.5	3	pF	4

THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	PLCC TYP	TQFPTYP	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still air, soldered on 4.25 x	θ_{JA}	45	20	°C/W	
Thermal resistance - Junction to Case	1.125 inch 4-layer PCB	θ_{JC}	15	1	°C/W	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = +3.3V +10\%/-5\%)$

DESCRIPTION		-4 5 -5		-6 -7		-8							
	SYM	Min	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock												•	
Clock cycle time	†KC	8		10		12		15		20		ns	
Clock HIGH time	tKH	3		4		4.5		5		6		ns	
Clock LOW time	tKL.	3		4		4.5		5		6		ns	
Output Times													
Clock to output valid	tKQ		4.5		5		6		7		8	ns	
Clock to output invalid	¹KQX	2		2		2		2		2		ns	
Clock to output in Low-Z	¹KQLZ	2		2		2		2		2		ns	4, 6, 7
Clock to output in High-Z	¹KQHZ		4.5		5		5		6		6	ns	4, 6, 7
OE to output valid	¹0EQ		4.5		5		5		5		6	ns	9
OE to output in Low-Z	¹OELZ	0		0		0		0		0		ns	4, 6, 7
OE to output in High-Z	[†] OEHZ		3		4		5		6		6	ns	4, 6, 7
Setup Times													
Address	†AS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Address Status (ADSC, ADSP)	†ADSS	2.5	i	2.5		2.5		2.5		3.5		ns	8, 10
Address Advance (ADV)	AAS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Write Signals	¹WS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
(WEL, WEH, BWE, GW)	_					l	İ .						
Data-in	t _D S	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Chip Enables (CE, CE2, CE2)	CES	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Hold Times													
Address	tAH.	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Address Status (ADSC, ADSP)	^t ADSH	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Address Advance (ADV)	AAH	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Write Signals	tWH	0.5		0.5		0.5		0.5		0.8		ns	8, 10
(WEL, WEH, BWE, GW)												1	
Data-in	'DH	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Chip Enables (CE, CE2, CE2)	CEH	0.5		0.5		0.5		0.5		0.8		ns	8, 10

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	2.5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadS	ee Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $VIH \le +6.0V$ for $t \le {}^{t}KC$ /2. Undershoot: $VIL \ge -2.0V$ for $t \le {}^{t}KC$ /2. Power-up: $VIH \le +6.0V$ and $VCC \le 3.135V$ for $t \le 200$ ms.
- Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with C_L = 5pF as in Fig. 7.
 Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, ^tKQHZ is less than ^tKQLZ and ^tOEHZ is less than ^tOELZ.
- A WRITE cycle is defined by at least one byte write enable LOW and ADSP HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and (ADSC or ADV LOW) or ADSP LOW for the required setup and hold times.
- 9. OE is a "don't care" when a byte write enable is sampled LOW.

- 10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP or ADSC is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK (when either ADSP or ADSC is LOW) to remain enabled.
- 11. The load used for Voh, Vol testing is shown in Fig. 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- "Device Deselected" means device is in POWER-DOWN mode as defined in the Truth Table. "Device Selected" means device is active (not in POWER-DOWN mode).
- 13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 14. MODE pin has an internal pull-up and exhibits an input leakage current of $\pm 10 \mu A$.
- 15. Typical values are measured at 25°C.
- 16. The device must have a deselect cycle applied at least two clock cycles before data retention mode is entered.
- DQs are guaranteed to meet Voh min. for up to 10 ms after outputs become static.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		V	
Data Retention Current Method 1	CE, CE2 ≥ (Vcc -0.2V), CE2 ≤ 0.2V VIN ≥ (Vcc -0.2V) or ≤ 0.2V Vcc = 2V, ZZ ≤ 0.2V	ICCDR		TBD	μА	15
Data Retention Current Method 2	ZZ ≥ Vcc -i).2V Vcc = 2 √	ICCDR		TBD	μΑ	15
Chip Deselect to Data Retention Time		¹CDR	2(tKC)		ns	4, 16
Operation Recovery Time		^t R		2(tKC)	ns	4

LOW Vcc DATA RETENTION WAVEFORM



- 1. If ZZ is inactive (ZZ ≤ 0.2V). \overline{CE} > Vcc -0.2V and other inputs must be ≥ Vcc -0.2V or ≤ 0.2V to guarantee loops in data retention mode. If inputs are between these levels or left floating, loops may be exceeded. If ZZ is active (ZZ ≥ Vcc -0.2V), then this restriction on input may be ignored.
- 2. Only one of the available deselect cycle sequences is shown above (CE = HIGH, ADSC = LOW). Any of the other deselect cycle sequences may also be used.
- 3. The device control signals should be in a deselect state between the rising edge of Vcc and until ^tR is met.
- 4. All inputs must be ≤ Vcc +0.3V while the device is in data retention mode.

SYNCHRONOUS PIPELINED SRAM

SNOOZE MODE

SNOOZE MODE is a low current, "power down" mode in which the device is deselected and current is reduced to Iss2. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After entering SNOOZE MODE, the clock and all other inputs are ignored.


The ZZ pin (pin 64) is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When the ZZ pin becomes a logic HIGH, ISB2 is guaranteed after the setup time ^tZZ is met. Any access pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	ZZ ≥ Viн	Ise2		5	mA	
Current during SNOOZE MODE (P Version)	ZZ ≥ ViH	ISB2		2	mA	
ZZ HIGH to SNOOZE MODE time		tzz	2(^t KC)		ns	4
SNOOZE MODE Operation Recovery Time		†RZZ		2(^t KC)	ns	4

SNOOZE MODE WAVEFORM




NOTE: 1. The CE signal shown above refers to a TRUE state on all chip selects for the device.

MICHON

SYNCHRONOUS PIPELINED SRAM


READ TIMING



DON'T CARE


- Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.
- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence. \overline{OE} does not cause Q to be driven until after the following clock rising edge.
- 4. Outputs are disabled within one clock cycle after deselect.

WRITE TIMING



- D(A2) refers to input for address A2. Q(A2+1) refers to input for the next internal burst address following A2.
- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- OE must be HIGH before the input data setup and held HIGH throughout the data hold time. This
 prevents input/output data contention for the time period prior to the byte write enable inputs being
 sampled.
- 4. ADV must be HIGH to permit a WRITE to the loaded address.
- 5. Full width WRITE can be initiated by GW I OW or GW HIGH and BWE, WEL and WEH LOW.

READ/WRITE TIMING



- Q(A4) refers to output from address A4. Q(A4+1) refers to output from the next internal burst address following A4.
- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP, ADSC or ADV cycle is performed.
- 4. GW is HIGH.
- 5. Back-to-back READs may be controlled by either ADSP or ADSC.



APPLICATION INFORMATION

LOAD DERATING CURVES

The Micron 64K x 18 Synchronous SRAM timing is deperdent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30pF. Access time changes with load capacitance as follows:

 $\Delta^t KQ = 0.016 \; ns/pF \; x \; \Delta C_L \; pF.$ (Note: this is preliminary information subject to change.)

For example, if the SRAM loading is 22pF, ΔC_L is -8pF (8pF less than rated load). The clock to valid output time of the SRAM is reduced by $0.016 \times 8 = 0.128 \text{ns}$. If the device is an 8ns part, the worst case ^tKQ becomes 7.87ns (approximately).

Consult the factory for copies of I/O current versus voltage curves. For capacitive loading derating curves see technical note TN-05-20, "3.3V SRAM Capacitive Loading."