

# DRAM

MT4LC2M8E7  
MT4C2M8E7

### FEATURES

- Industry-standard x8 pinout, timing, functions and packages
- State-of-the-art, high-performance, low-power CMOS silicon-gate process
- Single power supply (+3.3V ±0.3V or +5V ±10%)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, HIDDEN and CAS#-BEFORE-RAS# (CBR)
- Optional Self Refresh (S) for low-power data retention
- 11 row, 10 column addresses
- Extended Data-Out (EDO) PAGE MODE access cycle
- 5V-tolerant inputs and I/Os on 3.3V devices

### OPTIONS

- Voltages  
3.3V  
5V
- Refresh Addressing  
2,048 (i.e. 2K) Rows
- Packages  
Plastic SOJ (300 mil)  
Plastic SOJ (400 mil)  
Plastic TSOP (300 mil)
- Timing  
50ns access  
60ns access
- Refresh Rates  
Standard Refresh  
Self Refresh (128ms period)
- Part Number Example: MT4LC2M8E7DJ-5

Note: The 2 Meg x 8 EDO DRAM base number differentiates the offerings in one place - MT4LC2M8E7. The third field distinguishes the low voltage offering: LC designates Vcc = 3.3V and C designates Vcc = 5V.

### KEY TIMING PARAMETERS

SPEED	<sup>1</sup> RC	<sup>1</sup> RAC	<sup>1</sup> PC	<sup>1</sup> AA	<sup>1</sup> CAC	<sup>1</sup> CAS
-5	84ns	50ns	20ns	25ns	13ns	8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

### MARKING

LC  
C  
E7  
DJ  
DW  
TG

None  
S

### PIN ASSIGNMENT (Top View)

#### 28-Pin SOJ (DA-3)

Vcc	1	28	Vss
DO1	2	27	DO8
DO2	3	26	DO7
DO3	4	25	DO6
DO4	5	24	DO5
WE#	6	23	CAS#
RAS#	7	22	OE#
NC	8	21	A9
A10	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

#### 28-Pin SOJ (DA-4)

Vcc	1	28	Vss
DO1	2	27	DO8
DO2	3	26	DO7
DO3	4	25	DO6
DO4	5	24	DO5
WE#	6	23	CAS#
RAS#	7	22	OE#
NC	8	21	A9
A10	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

#### 28-Pin TSOP (DB-3)

Vcc	1	28	Vss
DO1	2	27	DO8
DO2	3	26	DO7
DO3	4	25	DO6
DO4	5	24	DO5
WE#	6	23	CAS#
RAS#	7	22	OE#
NC	8	21	A9
A10	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

Note: The # symbol indicates signal is active LOW.

### 2 MEG x 8 EDO DRAM PART NUMBERS

PART NUMBER	Vcc	REFRESH	PACKAGE	REFRESH
MT4LC2M8E7DJ	3.3V	2K	300-SOJ	Standard
MT4LC2M8E7DJS	3.3V	2K	300-SOJ	Self
MT4LC2M8E7DW	3.3V	2K	400-SOJ	Standard
MT4LC2M8E7DWS	3.3V	2K	400-SOJ	Self
MT4LC2M8E7TG	3.3V	2K	TSOP	Standard
MT4LC2M8E7TGS	3.3V	2K	TSOP	Self
MT4C2M8E7DJ	5V	2K	300-SOJ	Standard
MT4C2M8E7DJS	5V	2K	300-SOJ	Self
MT4C2M8E7DW	5V	2K	400-SOJ	Standard
MT4C2M8E7DWS	5V	2K	400-SOJ	Self
MT4C2M8E7TG	5V	2K	TSOP	Standard
MT4C2M8E7TGS	5V	2K	TSOP	Self

EDO DRAM

## GENERAL DESCRIPTION

The 2 Meg x 8 DRAM is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x8 configuration. RAS# is used to latch the row address (first 11 bits). Once the page has been opened by RAS#, CAS# is used to latch the column address (the latter 10 bits, A10 is "don't care"). READ and WRITE cycles are selected with the WE# input.

A logic HIGH on WE# dictates READ mode, while a logic LOW on WE# dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. An EARLY WRITE occurs when WE# is taken LOW prior to CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE# falls after CAS# is taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z, regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no write will occur, and the data outputs will drive read data from the accessed location.

The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE# and OE#.


## PAGE ACCESS

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address-defined page boundary. The PAGE cycle is always initiated with a row address strobed-in by RAS#, followed by a column address strobed-in by CAS#. CAS# may be toggled-in by holding RAS# LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS# HIGH terminates the PAGE MODE of operation, i.e., closes the page.

## EDO PAGE MODE

The 2 Meg x 8 EDO DRAM provides EDO PAGE MODE, which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# returns HIGH. EDO allows CAS# precharge time ( $t_{CP}$ ) to occur without the output data going invalid. This elimination of CAS# output control allows pipeline READS.

FAST PAGE MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO PAGE MODE DRAMs operate like FAST PAGE MODE DRAMs, except data will remain valid after CAS# goes HIGH during READS, provided RAS# and OE# are held LOW. If OE# is pulsed while



**Figure 1**  
**OE# CONTROL OF DQs**

RAS# and CAS# are LOW, data will toggle from valid data to High-Z and back to the same valid data. If OE# is toggled or pulsed after CAS# goes HIGH while RAS# remains LOW, data will transition to and remain High-Z (refer to Figure 1). WE# can also perform the function of disabling the output devices under certain conditions, as shown in Figure 2.

During an application, if the DQ outputs are wire OR'd, OE# must be used to disable idle banks of DRAMs. Alternatively, pulsing WE# to the idle banks during CAS# high time will also High-Z the outputs. Independent of OE# control, the outputs will disable after tOFF, which is referenced from the rising edge of RAS# or CAS#, whichever occurs last.

**REFRESH**

Preserve correct memory cell data by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# refresh cycle (RAS#-ONLY, CBR or HIDDEN) so that all combinations of RAS# addresses (2,048) are executed within tREF (MAX), regardless of sequence. The CBR and Self Refresh cycles will invoke the internal refresh counter for automatic RAS# addressing.


An optional Self Refresh mode is also available with the S version. The "S" option allows the user the choice of a fully

static low-power data retention mode or a dynamic refresh mode at the extended refresh period of 128ms. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS# LOW for the specified tRASS. Additionally, the "S" option allows for an extended refresh period of 128ms, or 62.5µs per row if using distributed CBR Refresh. This refresh rate can be applied during normal operation, as well as during a standby or BATTERY BACKUP mode.

The Self Refresh mode is terminated by driving RAS# HIGH for a minimum time of tRPS. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh. However, if the DRAM controller utilizes a RAS#-ONLY or burst refresh sequence, all rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

**STANDBY**


Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS# HIGH time.



**Figure 2**  
**WE# CONTROL OF DQs**

▨ DON'T CARE  
▩ UNDEFINED

## FUNCTIONAL BLOCK DIAGRAM



## TRUTH TABLE

FUNCTION		RAS#	CAS#	WE#	OE#	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
EDO-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
EDO-PAGE-MODE EARLY WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
	Any Cycle	L	L→H	H	L	n/a	n/a	Data-Out
EDO-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
RAS#-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Pin Relative to Vss:

3.3V ..... -1V to +4.6V  
5V ..... -1V to +7V

Voltage on NC, Inputs or I/O Pins Relative to Vss:

3.3V ..... -1V to +5.5V  
5V ..... -1V to +7V

Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C  
Storage Temperature (plastic) ..... -55°C to +150°C  
Power Dissipation ..... 1W  
Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**EDO DRAM**

## DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1)

PARAMETER/CONDITION	SYMBOL	3.3V		5V		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Supply Voltage	V <sub>CC</sub>	3.0	3.6	4.5	5.5	V	
Input High Voltage: Valid Logic 1; all inputs, I/Os and any NC	V <sub>IH</sub>	2.0	5.5	2.4	V <sub>CC</sub> +1	V	
Input Low Voltage: Valid Logic 0; all inputs, I/Os and any NC	V <sub>IL</sub>	-1.0	0.8	-1.0	0.8	V	
Input Leakage Current: Any input at V <sub>IN</sub> (0V ≤ V <sub>IN</sub> ≤ V <sub>IH</sub> [MAX]); all other pins not under test = 0V	I <sub>I</sub>	-2	2	-2	2	μA	4
Output High Voltage: I <sub>OUT</sub> = -2mA (3.3V), -5mA (5V)	V <sub>OH</sub>	2.4	-	2.4	-	V	
Output Low Voltage: I <sub>OUT</sub> = 2mA (3.3V), 4.2mA (5V)	V <sub>OL</sub>	-	0.4	-	0.4	V	
Output Leakage Current: Any output at V <sub>OUT</sub> (0V ≤ V <sub>OUT</sub> ≤ 5.5V); DQ is disabled and in High-Z state	I <sub>OZ</sub>	-5	5	-5	5	μA	

### I<sub>CC</sub> OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 2, 3)

PARAMETER/CONDITION	SYM	SPEED	3.3V	5V	UNITS	NOTES
STANDBY CURRENT: TTL (RAS# = CAS# = V <sub>IH</sub> )	I <sub>CC1</sub>	ALL	1	1	mA	
STANDBY CURRENT: CMOS (non-S version only) (RAS# = CAS# = other inputs = V <sub>CC</sub> - 0.2V)	I <sub>CC2</sub>	ALL	500	500	μA	
STANDBY CURRENT: CMOS (S version only) (RAS# = CAS# = other inputs = V <sub>CC</sub> - 0.2V)	I <sub>CC2</sub>	ALL	150	150	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	I <sub>CC3</sub>	-5 -6	110 100	140 130	mA	5, 6
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = V <sub>IL</sub> , CAS#, address cycling: <sup>t</sup> PC = <sup>t</sup> PC [MIN])	I <sub>CC4</sub>	-5 -6	110 100	110 100	mA	5, 6
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V <sub>IH</sub> ; <sup>t</sup> RC = <sup>t</sup> RC [MIN])	I <sub>CC5</sub>	-5 -6	110 100	140 130	mA	5, 6
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	I <sub>CC6</sub>	-5 -6	110 100	140 130	mA	5, 7
REFRESH CURRENT: Extended (S version only) Average power supply current: CAS# = 0.2V or CBR cycling; RAS# = <sup>t</sup> RAS (MIN); WE# = V <sub>CC</sub> - 0.2V; A0-A10, OE# and D <sub>IN</sub> = V <sub>CC</sub> - 0.2V or 0.2V (D <sub>IN</sub> may be left open), <sup>t</sup> RC = 62.5μs	I <sub>CC7</sub>	ALL	300	300	μA	5, 7, 25
REFRESH CURRENT: Self (S version only) Average power supply current: CBR with RAS# ≥ <sup>t</sup> RASS (MIN) and CAS# held LOW; WE# = V <sub>CC</sub> - 0.2V; A0-A10, OE# and D <sub>IN</sub> = V <sub>CC</sub> - 0.2V or 0.2V (D <sub>IN</sub> may be left open)	I <sub>CC8</sub>	ALL	300	300	μA	5, 7

EDO DRAM

## CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Address pins	C <sub>i1</sub>	5	pF	8
Input Capacitance: RAS#, CAS#, WE#, OE#	C <sub>i2</sub>	7	pF	8
Input/Output Capacitance: DQ	C <sub>io</sub>	7	pF	8

## AC ELECTRICAL CHARACTERISTICS

(Notes: 2, 3, 9, 10, 11, 12, 17) ( $V_{cc} [MIN] \leq V_{cc} \leq V_{cc} [MAX]$ )

AC CHARACTERISTICS PARAMETER	SYM	-5		-6		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Access time from column address	<sup>t</sup> AA		25		30	ns	
Column address setup to CAS# precharge	<sup>t</sup> ACH	12		15		ns	
Column address hold time (referenced to RAS#)	<sup>t</sup> AR	38		45		ns	
Column address setup time	<sup>t</sup> ASC	0		0		ns	
Row address setup time	<sup>t</sup> ASR	0		0		ns	
Column address to WE# delay time	<sup>t</sup> AWD	42		49		ns	13
Access time from CAS#	<sup>t</sup> CAC		13		15	ns	14
Column address hold time	<sup>t</sup> CAH	8		10		ns	
CAS# pulse width	<sup>t</sup> CAS	8	10,000	10	10,000	ns	
CAS# LOW to "don't care" during Self Refresh	<sup>t</sup> CHD	15		15		ns	
CAS# hold time (CBR Refresh)	<sup>t</sup> CHR	8		10		ns	7
CAS# to output in Low-Z	<sup>t</sup> CLZ	0		0		ns	
Data output hold after next CAS# LOW	<sup>t</sup> COH	3		3		ns	
CAS# precharge time	<sup>t</sup> CP	8		10		ns	15
Access time from CAS# precharge	<sup>t</sup> CPA		28		35	ns	
CAS# to RAS# precharge time	<sup>t</sup> CRP	5		5		ns	
CAS# hold time	<sup>t</sup> CSH	38		45		ns	
CAS# setup time (CBR Refresh)	<sup>t</sup> CSR	5		5		ns	
CAS# to WE# delay time	<sup>t</sup> CWD	28		35		ns	13
Write command to CAS# lead time	<sup>t</sup> CWL	8		10		ns	
Data-in hold time	<sup>t</sup> DH	8		10		ns	16
Data-in setup time	<sup>t</sup> DS	0		0		ns	16
Output disable	<sup>t</sup> OD	0	12	0	15	ns	
Output Enable	<sup>t</sup> OE		12		15	ns	17
OE# hold time from WE# during READ-MODIFY-WRITE cycle	<sup>t</sup> OEH	8		12		ns	18
OE# HIGH hold from CAS# HIGH	<sup>t</sup> OEHC	5		10		ns	18
OE# HIGH pulse width	<sup>t</sup> OEP	5		5		ns	
OE# LOW to CAS# HIGH setup time	<sup>t</sup> OES	4		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	12	0	15	ns	20

## AC ELECTRICAL CHARACTERISTICS

(Notes: 2, 3, 9, 10, 11, 12, 17) ( $V_{CC} [MIN] \leq V_{CC} \leq V_{CC} [MAX]$ )

AC CHARACTERISTICS		-5		-6			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
OE# setup prior to RAS# during HIDDEN REFRESH cycle	<sup>1</sup> ORD	0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	<sup>1</sup> PC	20		25		ns	
EDO-PAGE-MODE READ-WRITE cycle time	<sup>1</sup> PRWC	47		56		ns	
Access time from RAS#	<sup>1</sup> RAC		50		60	ns	19
RAS# to column address delay time	<sup>1</sup> RAD	9		12		ns	21
Row address hold time	<sup>1</sup> RAH	9		10		ns	
RAS# pulse width	<sup>1</sup> RAS	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	<sup>1</sup> RASP	50	125,000	60	125,000	ns	
RAS# pulse width during Self Refresh	<sup>1</sup> RASS	100		100		μs	
Random READ or WRITE cycle time	<sup>1</sup> RC	84		104		ns	
RAS# to CAS# delay time	<sup>1</sup> RCD	11		14		ns	22
Read command hold time (referenced to CAS#)	<sup>1</sup> RCH	0		0		ns	23
Read command setup time	<sup>1</sup> RCS	0		0		ns	
Refresh period (2,048 cycles)	<sup>1</sup> REF		32		32	ms	
Refresh period S version	<sup>1</sup> REF		128		128	ms	
RAS# precharge time	<sup>1</sup> RP	30		40		ns	
RAS# to CAS# precharge time	<sup>1</sup> RPC	5		5		ns	
RAS# precharge time exiting Self Refresh	<sup>1</sup> RPS	90		105		ns	
Read command hold time (referenced to RAS#)	<sup>1</sup> RRH	0		0		ns	23
RAS# hold time	<sup>1</sup> RSH	13		15		ns	
READ WRITE cycle time	<sup>1</sup> RWC	116		140		ns	
RAS# to WE# delay time	<sup>1</sup> RWD	67		79		ns	13
Write command to RAS# lead time	<sup>1</sup> RWL	13		15		ns	
Transition time (rise or fall)	<sup>1</sup> T	2	50	2	50	ns	
Write command hold time	<sup>1</sup> WCH	8		10		ns	
Write command hold time (referenced to RAS#)	<sup>1</sup> WCR	38		45		ns	
WE# command setup time	<sup>1</sup> WCS	0		0		ns	13
Output disable delay from WE#	<sup>1</sup> WHZ	0	12	0	15	ns	
Write command pulse width	<sup>1</sup> WP	5		5		ns	
WE# pulse to disable at CAS# HIGH	<sup>1</sup> WPZ	10		10		ns	
WE# hold time (CBR Refresh)	<sup>1</sup> WRH	8		10		ns	
WE# setup time (CBR Refresh)	<sup>1</sup> WRP	8		10		ns	


EDO DRAM

## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) is ensured.
3. An initial pause of  $100\mu\text{s}$  is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
4. NC pins are assumed to be left floating and are not tested for leakage.
5. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
6. Column address changed once each cycle.
7. Enables on-chip refresh and address counters.
8. This parameter is sampled.  $V_{CC} = V_{CC\text{MIN}}$ ;  $f = 1\text{ MHz}$ .
9. AC characteristics assume  $t_T = 2.5\text{ns}$ .
10.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
11. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
12. Measured with a load equivalent to two TTL gates and  $100\text{pF}$ ; and  $V_{OL} = 0.8\text{V}$  and  $V_{OH} = 2\text{V}$ .
13. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If  $tWCS \geq tWCS$  (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $tWCS < tWCS$  (MIN) and  $tRWD \geq tRWD$  (MIN), tAWD  $\geq$  tAWD (MIN) and tCWD  $\geq$  tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW results in a LATE WRITE (OE#-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
14. Requires that tAA and tRAC are not violated.
15. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for tCP.
16. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
17. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, WE# must be pulsed during CAS# HIGH time in order to place I/O buffers in High-Z.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOE# met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS# remains LOW and OE# is taken back LOW after tOE# is met. If CAS# goes HIGH prior to OE# going back LOW, the DQs will remain open.
19. Requires that tAA and tCAC are not violated.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL. It is referenced from the rising edge of RAS# or CAS#, whichever occurs last.
21. The tRAD (MAX) limit is no longer specified. tRAD (MAX) was specified as a reference point only. If tRAD was greater than the specified tRAD (MAX) limit, then access time was controlled exclusively by tAA (tRAC and tCAC no longer applied). With or without the tRAD (MAX) limit, tAA, tRAC and tCAC must always be met.
22. The tRCD (MAX) limit is no longer specified. tRCD (MAX) was specified as a reference point only. If tRCD was greater than the specified tRCD (MAX) limit, then access time was controlled exclusively by tCAC (tRAC [MIN] no longer applied). With or without the tRCD limit, tAA and tCAC must always be met.
23. Either tRCH or tRRH must be satisfied for a READ cycle.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.
25. The refresh period is extended from 32ms to 128ms. Thus, tRC =  $62.5\mu\text{s}$  ( $128\text{ms}/2,048\text{ rows} = 62.5\mu\text{s}$ ).



## EARLY WRITE CYCLE



DON'T CARE

UNDEFINED

**EDO DRAM**

### TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t'ACH	12		15		ns
t'AR	38		45		ns
t'ASC	0		0		ns
t'ASR	0		0		ns
t'CAH	8		10		ns
t'CAS	8	10,000	10	10,000	ns
t'CRP	5		5		ns
t'CSH	38		45		ns
t'CWL	8		10		ns
t'DH	8		8		ns
t'DS	0		0		ns
t'RAD	9		12		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t'RAH	9		10		ns
t'RAS	50	10,000	60	10,000	ns
t'RC	84		104		ns
t'RCD	11		14		ns
t'RP	30		40		ns
t'RSH	13		15		ns
t'RWL	13		15		ns
t'WCH	8		10		ns
t'WCR	38		45		ns
t'WCS	0		0		ns
t'WP	5		5		ns












### READ CYCLE (With WE#-controlled disable)




EDO DRAM

### TIMING PARAMETERS


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>CLZ</sub>	0		0		ns
t <sub>CP</sub>	8		10		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	38		45		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OD</sub>	0	12	0	15	ns
t <sub>OE</sub>		12		15	ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>WHZ</sub>	0	12	0	15	ns
t <sub>WPZ</sub>	10		10		ns

## RAS#-ONLY REFRESH CYCLE (OE# and WE# = DON'T CARE)



## CBR REFRESH CYCLE (Addresses and OE# = DON'T CARE)



DON'T CARE


UNDEFINED

### TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>ASR</sub>	0		0		ns
t <sub>CHR</sub>	8		10		ns
t <sub>CP</sub>	8		10		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSR</sub>	5		5		ns
t <sub>RAH</sub>	9		10		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RC</sub>	84		104		ns
t <sub>RP</sub>	30		40		ns
t <sub>RPC</sub>	5		5		ns
t <sub>WRH</sub>	8		10		ns
t <sub>WRP</sub>	8		10		ns

### HIDDEN REFRESH CYCLE<sup>24</sup> (WE# = HIGH; OE# = LOW)




### TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t'AA		25		30	ns
t'AR	38		45		ns
t'ASC	0		0		ns
t'ASR	0		0		ns
t'CAC		13		15	ns
t'CAH	8		10		ns
t'CHR	8		10		ns
t'CLZ	0		0		ns
t'CRP	5		5		ns
t'OD	0	12	0	15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t'OE		12		15	ns
t'OFF	0	12	0	15	ns
t'ORD	0		0		ns
t'RAC		50		60	ns
t'RAD	9		12		ns
t'RAH	9		10		ns
t'RAS	50	10,000	60	10,000	ns
t'RCD	11		14		ns
t'RP	30		40		ns
t'RSR	13		15		ns

## SELF REFRESH CYCLE (Addresses and OE# = DON'T CARE)



### TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CHD</sub>	15		15		ns
t <sub>CP</sub>	8		10		ns
t <sub>CSR</sub>	5		5		ns
t <sub>RASS</sub>	100		100		μs
t <sub>RP</sub>	30		40		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RPC</sub>	5		5		ns
t <sub>RPS</sub>	90		105		ns
t <sub>WRH</sub>	8		10		ns
t <sub>WRP</sub>	8		10		ns

NOTE: 1. Once t<sub>RASS</sub> (MIN) is met and RAS# remains LOW, the DRAM will enter Self Refresh mode.  
2. Once t<sub>RPS</sub> is satisfied, a complete burst of all rows should be executed.