

200 pin Unbuffered DDR2 SO-DIMM

Based on Elixir DDR2-533/667 32Mx16/64Mx8 SDRAM B-Die

Features

- 200-Pin Small Outline Dual In-Line Memory Module (SO-DIMM)
- 32Mx64 and 64Mx64 Unbuffered DDR2 SO-DIMM based on 32Mx16 Elixir DDR2 SDRAM B-Die devices.
- 128Mx64 Unbuffered DDR2 SO-DIMM based on 64Mx8 Elixir DDR2 SDRAM B-Die devices.
- Performance:

	PC2-4200	PC2-5300	Unit
Speed Sort	37B	3C	
DIMM $\overline{\text{CAS}}$ Latency	4	5	
f_{CK} Clock Frequency	266	333	MHz
t_{CK} Clock Cycle	3.75	3	ns
f_{BQ} DQ Burst Frequency	533	667	MHz

- Intended for 266MHz and 333MHz applications
- Inputs and outputs are SSTL-18 compatible
- $V_{DD} = V_{DDQ} = 1.8V \pm 0.1V$
- SDRAMs have 4 internal banks for concurrent operation
- Differential clock inputs
- Data is read or written on both clock edges

- DRAM DLL aligns DQ and DQS transitions with clock transitions.
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
 - DIMM $\overline{\text{CAS}}$ Latency: 3, 4, 5
 - Burst Type: Sequential or Interleave
 - Burst Length: 4, 8
 - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 13/10/1 Addressing (256MB)
- 13/10/2 Addressing (512MB)
- 14/10/2 Addressing (1GB)
- 7.8 μs Max. Average Periodic Refresh Interval
- Serial Presence Detect
- Gold contacts
- SDRAMs in 84-ball BGA Package (256MB&512MB)
- SDRAMs in 60-ball BGA Package (1GB)
- RoHS compliance

Description

M2N25664TUH4B0F, M2N51264TUH8B0F, and M2N1G64TU8HB0B are unbuffered 200-Pin Double Data Rate 2 (DDR2) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM), organized as one rank of 32x64 (256MB), two ranks of 64x64 (512MB), and two ranks of 128x64(1GB) high-speed memory array. Modules use four 32Mx16 (256MB) and eight 32Mx16 (512MB) 84-ball BGA packaged devices. Modules use sixteen 64Mx8 (1GB) 60-ball BGA packaged devices. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All Elixir DDR2 SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a space-saving footprint.

The DIMM is intended for use in applications operating of 266MHz/333MHz clock speeds and achieves high-speed data transfer rates of 533MHz/667MHz. Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst/length/operation type must be programmed into the DIMM by address inputs A0-A13 and I/O inputs BA0 and BA1 using the mode register set cycle.

The DIMM uses serial presence-detect implemented via a serial EEPROM using a standard IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The remaining 128 bytes are available for use by the customer.

M2N25664TUH4B0F / M2N51264TUH8B0F
M2N1G64TU8HB0B
256MB: 32M x 64 / 512MB: 64M x 64 / 1GB: 128M x 64
PC2-4200 / PC2-5300 Unbuffered DDR2 SO-DIMM



Ordering Information

Part Number	Speed			Organization	Power	Leads	Note			
M2N25664TUH4B0F-3C	DDR2-667	PC2-5300	333MHz (3ns @ CL = 5)	32Mx64	1.8V	Gold				
M2N25664TUH4B0F-37B	DDR2-533	PC2-4200	266MHz (3.75ns @ CL = 4)							
M2N51264TUH8B0F-3C	DDR2-667	PC2-5300	333MHz (3ns @ CL = 5)	64Mx64						
M2N51264TUH8B0F-37B	DDR2-533	PC2-4200	266MHz (3.75ns @ CL = 4)							
M2N1G64TU8HB0B -3C	DDR2-667	PC2-5300	333MHz (3ns @ CL = 5)	128Mx64						
M2N1G64TU8HB0B -37B	DDR2-533	PC2-4200	266MHz (3.75ns @ CL = 4)							

Pin Description

<u>CK0</u> , CK1, <u>CK0</u> , CK1	Differential Clock Inputs	DQ0-DQ63	Data input/output
CKE0, CKE1	Clock Enable	DQS0-DQS7	Bidirectional data strobes
<u>RAS</u>	Row Address Strobe	<u>DQS0</u> -DQS7	Differential data strobes
<u>CAS</u>	Column Address Strobe	DM0-DM7	Input Data Masks
<u>WE</u>	Write Enable	V _{DD}	Power (1.8V)
<u>CS0</u> , CS1	Chip Selects	V _{REF}	Ref. Voltage for SSTL_18 inputs
A0-A13	Row Address Inputs	V _{DDSPD}	Serial EEPROM positive power supply
A0-A9	Column Address Inputs	V _{SS}	Ground
A10/AP	Column Address Input/Auto-precharge	SCL	Serial Presence Detect Clock Input
BA0, BA1	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
ODT0, ODT1	Active termination control lines	SA0, SA1	Serial Presence Detect Address Inputs
NC	No Connect		

Pinout

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V _{REF}	2	V _{SS}	51	DQS2	52	DM2	101	A1	102	A0	151	DQ42	152	DQ46				
3	V _{SS}	4	DQ4	53	V _{SS}	54	V _{SS}	103	V _{DD}	104	V _{DD}	153	DQ43	154	DQ47				
5	DQ0	6	DQ5	55	DQ18	56	DQ22	105	A10/AP	106	BA1	155	V _{SS}	156	V _{SS}				
7	DQ1	8	V _{SS}	57	DQ19	58	DQ23	107	BA0	108	<u>RAS</u>	157	DQ48	158	DQ52				
9	V _{SS}	10	DM0	59	V _{SS}	60	V _{SS}	109	<u>WE</u>	110	<u>CS0</u>	159	DQ49	160	DQ53				
11	<u>DQS0</u>	12	V _{SS}	61	DQ24	62	DQ28	111	V _{DD}	112	V _{DD}	161	V _{SS}	162	V _{SS}				
13	DQS0	14	DQ6	63	DQ25	64	DQ29	113	<u>CAS</u>	114	ODT0	163	NC	164	CK1				
15	V _{SS}	16	DQ7	65	V _{SS}	66	V _{SS}	115	<u>CS1</u>	116	A13	165	V _{SS}	166	<u>CK1</u>				
17	DQ2	18	V _{SS}	67	DM3	68	<u>DQS3</u>	117	V _{DD}	118	V _{DD}	167	<u>DQS6</u>	168	V _{SS}				
19	DQ3	20	DQ12	69	NC	70	DQS3	119	ODT1	120	NC	169	DQS6	170	DM6				
21	V _{SS}	22	DQ13	71	V _{SS}	72	V _{SS}	121	V _{SS}	122	V _{SS}	171	V _{SS}	172	V _{SS}				
23	DQ8	24	V _{SS}	73	DQ26	74	DQ30	123	DQ32	124	DQ36	173	DQ50	174	DQ54				
25	DQ9	26	DM1	75	DQ27	76	DQ31	125	DQ33	126	DQ37	175	DQ51	176	DQ55				
27	V _{SS}	28	V _{SS}	77	V _{SS}	78	V _{SS}	127	V _{SS}	128	V _{SS}	177	V _{SS}	178	V _{SS}				
29	<u>DQS1</u>	30	CK0	79	CKE0	80	CKE1	129	<u>DQS4</u>	130	DM4	179	DQ56	180	DQ60				
31	DQS1	32	<u>CK0</u>	81	V _{DD}	82	V _{DD}	131	DQS4	132	V _{SS}	181	DQ57	182	DQ61				
33	V _{SS}	34	V _{SS}	83	NC	84	NC	133	V _{SS}	134	DQ38	183	V _{SS}	184	V _{SS}				
35	DQ10	36	DQ14	85	NC	86	NC	135	DQ34	136	DQ39	185	DM7	186	<u>DQS7</u>				
37	DQ11	38	DQ15	87	V _{DD}	88	V _{DD}	137	DQ35	138	V _{SS}	187	V _{SS}	188	DQS7				
39	V _{SS}	40	V _{SS}	89	A12	90	A11	139	V _{SS}	140	DQ44	189	DQ58	190	V _{SS}				
41	V _{SS}	42	V _{SS}	91	A9	92	A7	141	DQ40	142	DQ45	191	DQ59	192	DQ62				
43	DQ16	44	DQ20	93	A8	94	A6	143	DQ41	144	V _{SS}	193	V _{SS}	194	DQ63				
45	DQ17	46	DQ21	95	V _{DD}	96	V _{DD}	145	V _{SS}	146	<u>DQS5</u>	195	SDA	196	V _{SS}				
47	V _{SS}	48	V _{SS}	97	A5	98	A4	147	DM5	148	DQS5	197	SCL	198	SA0				
49	<u>DQS2</u>	50	NC	99	A3	100	A2	149	V _{SS}	150	V _{SS}	199	V _{DDSPD}	200	SA1				


Note: All pin assignments are consistent for all 8-byte unbuffered versions.

Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0, CK1	(SSTL)	Positive Edge	The positive line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL. All the DDR2 SDRAM address and control inputs are sampled on the rising edge of their associated clocks.
$\overline{\text{CK}0}, \overline{\text{CK}1}$	(SSTL)	Negative Edge	The negative line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL.
CKE0, CKE1	(SSTL)	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{\text{CS}0}, \overline{\text{CS}1}$	(SSTL)	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}$	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
V_{REF}	Supply		Reference voltage for SSTL-18 inputs
ODT0, ODT1	Input	Active High	On-Die Termination control signals
BA0, BA1	(SSTL)	-	Selects which SDRAM bank is to be active.
A0 - A9 A10/AP A11, A13	(SSTL)	-	During a Bank Activate command cycle, A0-A13 defines the row address (RA0-RA13) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9, A11 defines the column address (CA0-CA10) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If AP is high, autoprecharge is selected and BA0/BA1 define the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 – DQ63	(SSTL)	Active High	Data and Check Bit Input/Output pins.
$V_{\text{DD}}, V_{\text{SS}}$	Supply		Power and ground for the DDR2 SDRAM input buffers and core logic
DQS0 – DQS7 $\overline{\text{DQS}0} - \overline{\text{DQS}7}$	(SSTL)	Negative and Positive Edge	Data strobe for input and output data
DM0 – DM7	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.
SA0 – SA2		-	Address inputs. Connected to either VDD or VSS on the system board to configure the Serial Presence Detect EEPROM address.
SDA		-	This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V DD to act as a pull-up.
SCL		-	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to V DD to act as a pull-up.
V_{DDSPD}	Supply		Serial EEPROM positive power supply.

Functional Block Diagram

(256MB – 1 Rank, 32Mx16 DDR2 SDRAMs)




Notes :

1. DQ wiring may differ from that described in this drawing.
2. DQ/DQS/DM/CKE/S relationships are maintained as shown.
3. DQ/DQS/DM/DQS resistors are 22+/- 5% Ohms.
4. V_{DDID} strap connections (for memory device V_{DD}, V_{DDQ}):
 - STRAP OUT (OPEN): V_{DD} = V_{DDQ}
 - STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ}.


Functional Block Diagram

(512MB – 2 Ranks, 32Mx16 DDR2 SDRAMs)




Notes :

1. DQ wiring may differ from that described in this drawing.
2. DQ/DQS/DW/CKE/S relationships are maintained as shown.
3. DQ/DQS/DW/DQS resistors are 22+/- 5% Ohms.
4. V_{DDIO} strap connections (for memory device V_{DD} = V_{DDQ}):
 STRAP OUT (OPEN): V_{DD} = V_{DDQ}
 STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ}.



Functional Block Diagram


(1GB – 2 Ranks, 64Mx8 DDR2 SDRAMs)



BA0-BA1 —\|— BA0-BA1 : SDRAMs D0-D15
 A0-A13 —\|— A0-A13 : SDRAMs D0-D15
 RAS —\|— RAS : SDRAMs D0-D15
 CAS —\|— CAS : SDRAMs D0-D15
 WE —\|— WE : SDRAMs D0-D15
 CKE0 —\|— CKE : SDRAMs D0-D7
 CKE1 —\|— CKE : SDRAMs D8-D15
 ODT0 —\|— ODT : SDRAMs D0-D7
 ODT1 —\|— ODT : SDRAMs D8-D15

V_{DDSPD} —\|— SPD
 V_{DD} —\|— D0-D15, VDD, and VDDD
 V_{REF} —\|— D0-D15
 V_{SS} —\|— D0-D15, SPD
 V_{DDID} —\|— Strap : see Note 4

- Notes :
1. DQ-to-I/O wiring may be changed within a byte.
 2. DQ/DQS/DM/CKE/CS relationships are maintained as shown.
 3. DQ/DQS/DQS resistors are 22 Ohms +/- 5%
 4. BAx, Ax, RAS, CAS, WE resistors are 5.1 Ohms +/- 5%
 5. Address and control resistors are 22 Ohms +/- 5%



Serial Presence Detect (256MB – 1 Rank, 32Mx16 DDR2 SDRAMs) (Part 1 of 2)

Byte	Description	SPD Entry Value		Serial PD Data Entry (Hex.)		Note
		-37B	-3C	-37B	-3C	
0	Number of Serial PD Bytes Written during Production	128		80		
1	Total Number of Bytes in Serial PD device	256		08		
2	Fundamental Memory Type	DDR2-SDRAM		08		
3	Number of Row Addresses on Assembly	13		0D		
4	Number of Column Addresses on Assembly	10		0A		
5	Number of DIMM Ranks, Package, and Height	1 rank, Height=30mm		60		
6	Data Width of Assembly	X64		40		
7	Reserved	Undefined		00		
8	Voltage Interface Level of this Assembly	SSTL_1.8V		05		
9	DDR2 SDRAM Device Cycle Time at CL=5	3.75ns	3ns	3D	30	
10	DDR2 SDRAM Device Access Time (t_{ac}) from Clock at CL=5	0.5ns	0.45ns	50	45	
11	DIMM Configuration Type	Non-Parity		00		
12	Refresh Rate/Type	7.8μs/self		82		
13	Primary DDR2 SDRAM Width	X16		10		
14	Error Checking DDR2 SDRAM Device Width	N/A		00		
15	Reserved	Undefined		00		
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8		0C		
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4		04		
18	DDR2 SDRAM Device Attributes: CAS Latencies Supported	3,4,5		38		
19	DIMM Mechanical Characteristics	<3.80mm		01		
20	DDR2 SDRAM DIMM Type Information	SODIMM (67.6mm)		04		
21	DDR2 SDRAM Module Attributes	Normal DIMM		00		
22	DDR2 SDRAM Device Attributes: General	Support weak driver, 50Ω ODT, and PASR		07		
23	Minimum Clock Cycle at CL=4	3.75ns		3D		
24	Maximum Data Access Time from Clock at CL=4	0.5ns		50		
25	Minimum Clock Cycle Time at CL=3	5ns		50		
26	Maximum Data Access Time from Clock at CL=3	0.6ns		60		
27	Minimum Row Precharge Time (t_{RP})	15ns		3C		
28	Minimum Row Active to Row Active delay (t_{RRD})	10ns		28		
29	Minimum RAS to CAS delay (t_{RCB})	15ns		3C		
30	Minimum Active to Precharge Time (t_{RAS})	45ns		2D		
31	Module Rank Density	256MB		40		
32	Address and Command Setup Time Before Clock (t_{IS})	0.25ns	0.2ns	25	20	
33	Address and Command Hold Time After Clock (t_{IH})	0.375ns	0.275ns	37	27	
34	Data Input Setup Time Before Clock (t_{DS})	0.10ns	0.10ns	10	10	
35	Data Input Hold Time After Clock (t_{DH})	0.225ns	0.175ns	22	17	
36	Write Recovery Time (t_{WR})	15ns		3C		
37	Internal Write to Read Command delay (t_{WTR})	7.5ns		1E		
38	Internal Read to Precharge delay (t_{RTP})	7.5ns		1E		
39	Reserved	Undefined		00		
40	Extension of Byte 41 t_{RC} and Byte 42 t_{RFC}	00: The number below a decimal point of t_{RC} and t_{RFC} are 0, t_{RFC} is less than 256ns.		00		

Serial Presence Detect (256MB – 1 Rank, 32Mx16 DDR2 SDRAMs) (Part 2 of 2)

Byte	Description	SPD Entry Value		Serial PD Data Entry (Hex.)		Note
		-37B	-3C	-37B	-3C	
41	Minimum Core Cycle Time (t_{RC})	60ns		3C		
42	Min. Auto Refresh Command Cycle Time (t_{RFC})	105ns		69		
43	Maximum Clock Cycle Time (t_{CK})	8.0ns		80		
44	Max. DQS-DQ Skew Factor (tQHS)	0.30ns	0.24ns	1E	18	
45	Read Data Hold Skew Factor (tQHS)	0.40ns	0.34ns	28	22	
46	PLL Relock Time	N/A		00		
47	Tcasemax DT4R4W Delta	95°C 0°C	95°C 1.2°C	50	53	
48	Thermal Resistance of DRAM Package from Top (Case) to Ambient (Psi T-A DRAM)	59°C/W		76		
49	DRAM Case Temperature Rise from Ambient due to Activate/Precharge/Mode Bits (DT0/Mode Bits)	7.85°C	8.41°C	47	4F	
50	DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q)	4.48°C	5.61°C	2D	39	
51	DRAM Case Temperature Rise from Ambient due to precharge Power-Down (DT2P)	0.78°C		35		
52	DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N)	4.82°C	5.61°C	21	26	
53	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3P fast)	3.14°C	3.7°C	3F	4A	
54	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3P slow)	1.01°C		29		
55	DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit)	12.33°C	14.57°C	3E	4A	
56	DRAM Case Temperature Rise from Ambient due to Burst Refresh (DT5B)	16.82°C	17.94°C	22	24	
57	DRAM Case Temperature Rise from Ambient due to Bank Interleave Reads with Auto-Precharge (DT7)	17.94°C	19.06°C	24	27	
58	Thermal Resistance of PLL Package from Top (Case) to Ambient (Psi T-A PLL)	00		00		
59	Thermal Resistance of Register Package from Top (Case) to Ambient (Psi T-A Register)	00		00		
60	PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active)	00		00		
61	Resister Case Temperature Rise from Ambient due to Register Active/Mode Bit (DT Register Active/Mode Bit)	00		00		
62	SPD Reversion	1.2		12		
63	Checksum for Byte 0-62	Checksum Data		08	FC	
64-71	Manufacturer's JEDEC ID Code	NANYA		7F7F7F0B00000000		
72	Module Manufacturing Location	Manufacturing code		--		
73-91	Module Part number	Module Part Number in ASCII		--		
92-255	Reserved	undefined		--		

Serial Presence Detect (512MB – 2 Ranks, 32Mx16 DDR2 SDRAMs) (Part 1 of 2)

Byte	Description	SPD Entry Value		Serial PD Data Entry (Hexadecimal)		Note
		-37B	-3C	-37B	-3C	
0	Number of Serial PD Bytes Written during Production	128		80		
1	Total Number of Bytes in Serial PD device	256		08		
2	Fundamental Memory Type	DDR2-SDRAM		08		
3	Number of Row Addresses on Assembly	13		0D		
4	Number of Column Addresses on Assembly	10		0A		
5	Number of DIMM Rank, Package, and Height	2 rank, Height=30mm		61		
6	Data Width of this Assembly	X64		40		
7	Reserved	Undefined		00		
8	Voltage Interface Level of this Assembly	SSTL_1.8V		05		
9	DDR2 SDRAM Device Cycle Time at CL=5	3.75ns	3 ns	3D	30	
10	DDR2 SDRAM Device Access Time from Clock at CL=5	0.5ns	0.45ns	50	45	
11	DIMM Configuration Type	Non-Parity		00		
12	Refresh Rate/Type	7.8μs/self		82		
13	Primary DDR2 SDRAM Width	X16		10		
14	Error Checking DDR2 SDRAM Device Width	NA		00		
15	Reserved	Undefined		00		
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8		0C		
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4		04		
18	DDR2 SDRAM Device Attributes: CAS Latencies Supported	3,4,5		38		
19	DIMM Mechanical Characteristics	<3.80mm		01		
20	DDR2 SDRAM DIMM Type Information	SODIMM (67.6mm)		04		
21	DDR2 SDRAM Module Attributes	Normal DIMM		00		
22	DDR2 SDRAM Device Attributes: General	Support weak driver, 50Ω ODT, and PASR		07		
23	Minimum Clock Cycle at CL=4	3.75ns		3D		
24	Maximum Data Access Time from Clock at CL=4	0.5ns		50		
25	Minimum Clock Cycle Time at CL=3	5ns		50		
26	Maximum Data Access Time from Clock at CL=3	0.6ns		60		
27	Minimum Row Precharge Time (t_{RP})	15ns		3C		
28	Minimum Row Active to Row Active delay (t_{RRD})	10ns		28		
29	Minimum RAS to CAS delay (t_{RCD})	15ns		3C		
30	Minimum RAS Pulse Width (t_{RAS})	45ns		2D		
31	Module Bank Density per Rank	256MB		40		
32	Address and Command Setup Time Before Clock (t_{IS})	0.25ns	0.2ns	25	20	
33	Address and Command Hold Time After Clock (t_{IH})	0.375ns	0.275ns	37	27	
34	Data Input Setup Time Before Clock (t_{DS})	0.1ns	0.1 ns	10	10	
35	Data Input Hold Time After Clock (t_{DH})	0.225ns	0.175ns	22	17	
36	Write Recovery Time (t_{WR})	15ns		3C		
37	Internal Write to Read Command delay (t_{WTR})	7.5ns		1E		
38	Internal Read to Precharge delay (t_{RTP})	7.5ns		1E		
39	Reserved	Undefined		00		
40	Extension of Byte 41 t_{RC} and Byte 42 t_{RFC}	00: The number below a decimal point of t_{RC} and t_{RFC} are 0, t_{RFC} is less than 256ns.		00		

Serial Presence Detect (512MB – 2 Ranks, 32Mx16 DDR2 SDRAMs) (Part 2 of 2)

Byte	Description	SPD Entry Value		Serial PD Data Entry (Hexadecimal)		Note
		-37B	-3C	-37B	-3C	
41	Minimum Core Cycle Time (t_{RC})	60ns		3C		
42	Min. Auto Refresh Command Cycle Time (t_{RFC})	105ns		69		
43	Maximum Clock Cycle Time (t_{CK})	8ns		80		
44	Max. DQS-DQ Skew Factor (t_{DQS})	0.30ns	0.24ns	1E	18	
45	Read Data Hold Skew Factor (t_{RHS})	0.40ns	0.34ns	28	22	
46	PLL Relock Time	N/A		00		
47	Tcasemax DT4R4W Delta	95°C 0°C	95°C 1.2°C	50	53	
48	Thermal Resistance of DRAM Package from Top (Case) to Ambient (Psi T-A DRAM)	59°C/W		76		
49	DRAM Case Temperature Rise from Ambient due to Activate-Precharge/Mode Bits (DT0/Mode Bits)	7.85°C	8.41°C	47	4F	
50	DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q)	4.48°C	5.61°C	2D	39	
51	DRAM Case Temperature Rise from Ambient due to precharge Power-Down (DT2P)	0.78°C		35		
52	DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N)	4.82°C	5.61°C	21	26	
53	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3P fast)	3.14°C	3.7°C	3F	4A	
54	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3P slow)	1.01°C		29		
55	DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit)	12.33°C	14.57°C	3E	4A	
56	DRAM Case Temperature Rise from Ambient due to Burst Refresh (DT5B)	16.82°C	17.94°C	22	24	
57	DRAM Case Temperature Rise from Ambient due to Bank Interleave Reads with Auto-Precharge (DT7)	17.94°C	19.06°C	24	27	
58	Thermal Resistance of PLL Package from Top (Case) to Ambient (Psi T-A PLL)	00		00		
59	Thermal Resistance of Register Package from Top (Case) to Ambient (Psi T-A Register)	00		00		
60	PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active)	00		00		
61	Resister Case Temperature Rise from Ambient due to Register Active/Mode Bit (DT Register Active/Mode Bit)	00		00		
62	SPD Revision	1.2		12		
63	Checksum for Byte 0-62	Checksum Data		09	FD	
64-71	Manufacturer's JEDEC ID Code	NANYA		7F7F7F0B00000000		
72	Module Manufacturing Location	Manufacturing code		--		
73-91	Module Part number	Module Part Number in ASCII		--		
92-255	Reserved	Undefined		--		

Serial Presence Detect (1GB – 2 Ranks, 64Mx8 DDR2 SDRAMs) (Part 1 of 2)

Byte	Description	SPD Entry Value		Serial PD Data Entry (Hexadecimal)		Note
		-37B	-3C	-37B	-3C	
0	Number of Serial PD Bytes Written during Production	128		80		
1	Total Number of Bytes in Serial PD device	256		08		
2	Fundamental Memory Type	DDR2-SDRAM		08		
3	Number of Row Addresses on Assembly	14		0E		
4	Number of Column Addresses on Assembly	10		0A		
5	Number of DIMM Ranks	2 rank, Height = 30mm		61		
6	Data Width of Assembly	X64		40		
7	Reserved	Undefined		00		
8	Voltage Interface Level of this Assembly	SSTL_1.8		05		
9	DDR2 SDRAM Device Cycle Time at CL=5	3.75ns	3ns	3D	30	
10	DDR2 SDRAM Device Access Time from Clock at CL=5	0.50ns	0.45ns	50	45	
11	DIMM Configuration Type	Non-Parity		00		
12	Refresh Rate/Type	7.8us/self		82		
13	Primary DDR2 SDRAM Width	X8		08		
14	Error Checking DDR2 SDRAM Device Width	NA		00		
15	Reserved	Undefined		00		
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8		0C		
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4		04		
18	DDR2 SDRAM Device Attributes: CAS Latencies Supported	3/4/5		38		
19	DIMM Mechanical Characteristics	<4.10mm		01		
20	DDR2 SDRAM DIMM Type Information	Regular SODIMM (67.6mm)		04		
21	DDR2 SDRAM Module Attributes:	Normal DIMM		00		
22	DDR2 SDRAM Device Attributes: General	Support weak driver, 50Ω ODT, and PASR		07		
23	Minimum Clock Cycle at CL=4	3.75ns		3D		
24	Maximum Data Access Time from Clock at CL=4	±0.5ns		50		
25	Minimum Clock Cycle Time at CL=3	5ns		50		
26	Maximum Data Access Time from Clock at CL=3	0.6ns		60		
27	Minimum Row Precharge Time (t_{RP})	15ns		3C		
28	Minimum Row Active to Row Active delay (t_{RRD})	7.5ns		1E		
29	Minimum RAS to CAS delay (t_{RC})	15ns		3C		
30	Minimum RAS Pulse Width (t_{RAS})	45ns		2D		
31	Module Bank Density	512MB		80		
32	Address and Command Setup Time Before Clock (t_{IS})	0.25ns	0.20ns	25	20	
33	Address and Command Hold Time After Clock (t_{IH})	0.375ns	0.275ns	37	27	
34	Data Input Setup Time Before Clock (t_{DS})	0.10ns	0.10ns	10	10	
35	Data Input Hold Time After Clock (t_{DH})	0.225ns	0.175ns	22	17	
36	Write Recovery Time (t_{WR})	15ns		3C		
37	Internal Write to Read Command delay (t_{WTR})	7.5 ns		1E		
38	Internal Read to Precharge delay (t_{RTP})	7.5ns		1E		
39	Reserved	Undefined		00		
40	Extension of Byte 41 t_{RC} and Byte 42 t_{RFC}	00: The number below a decimal point of t_{RC} and t_{RFC} are 0, t_{RFC} is less than 256ns.		00		

Serial Presence Detect (1GB – 2 Ranks, 64Mx8 DDR2 SDRAMs) (Part 2 of 2)

Byte	Description	SPD Entry Value		Serial PD Data Entry (Hexadecimal)		Note
		-37B	-3C	-37B	-3C	
41	Minimum Core Cycle Time (t_{RC})	60ns		3C		
42	Min. Auto Refresh Command Cycle Time (t_{RFC})	105ns		69		
43	Maximum Clock Cycle Time (t_{CK})	8ns		80		
44	Max. DQS-DQ Skew Factor (t_{DQS})	0.30ns	0.24ns	1E	18	
45	Read Data Hold Skew Factor (t_{RHS})	0.40ns	0.34ns	28	22	
46	PLL Relock Time	N/A		00		
47	Tcasemax DT4R4W Delta	95°C 0°C	95°C 1.2°C	50	53	
48	Thermal Resistance of DRAM Package from Top (Case) to Ambient (Psi T-A DRAM)	61°C/W		7A		
49	DRAM Case Temperature Rise from Ambient due to Activate-Precharge/Mode Bits (DT0/Mode Bits)	8.11°C	8.69°C	4B	53	
50	DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q)	4.64°C	5.8°C	2F	3A	
51	DRAM Case Temperature Rise from Ambient due to precharge Power-Down (DT2P)	0.81°C		37		
52	DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N)	4.98°C	5.8°C	22	27	
53	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3P fast)	3.25°C	3.82°C	41	4D	
54	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3P slow)	1.04°C		2A		
55	DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit)	12.75°C	15.07°C	40	4C	
56	DRAM Case Temperature Rise from Ambient due to Burst Refresh (DT5B)	17.39°C	18.54°C	23	26	
57	DRAM Case Temperature Rise from Ambient due to Bank Interleave Reads with Auto-Precharge (DT7)	18.54°C	19.7°C	26	28	
58	Thermal Resistance of PLL Package from Top (Case) to Ambient (Psi T-A PLL)	00		00		
59	Thermal Resistance of Register Package from Top (Case) to Ambient (Psi T-A Register)	00		00		
60	PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active)	00		00		
61	Resister Case Temperature Rise from Ambient due to Register Active/Mode Bit (DT Register Active/Mode Bit)	00		00		
62	SPD Revision	1.2		12		
63	Checksum for Byte 0-62	Checksum Data		4D	41	
64-71	Manufacturer's JEDEC ID Code	NANYA		7F7F7F0B00000000		
72	Module Manufacturing Location	Manufacturing code		--		
73-91	Module Part Number	Module Part Number in ASCII		--		
92-255	Reserved	Undefined		--		

Environmental Requirements

Symbol	Parameter	Rating	Units
T _{OPR}	Operating Temperature (ambient)	0 to 65	°C
H _{OPR}	Operating Humidity (relative)	10 to 90	%
T _{STG}	Storage Temperature	-50 to 100	°C
H _{STG}	Storage Humidity (without condensation)	5 to 95	%
	Barometric pressure (operating & storage) up to 9850ft.	105 to 69	kPa

Note: Stress greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units
V _{DD}	Voltage on VDD pins relative to Vss	-1.0 to +2.3	V
V _{DDQ}	Voltage on VDDQ pins relative to Vss	-0.5 to +2.3	V
V _{DDL}	Voltage on VDDL pins relative to Vss	-0.5 to +2.3	V
V _{IN} , V _{OUT}	Voltage on I/O pins relative to Vss	-0.5 to +2.3	V
T _{STG}	Storage Temperature (Plastic)	-55 to +100	°C

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Storage temperature is the case surface temperature on the center/top side of the DRAM.

Operating temperature Conditions

Symbol	Parameter	Rating	Units	Note
T _{CASE}	Operating Temperature (Ambient)	0 to 95	°C	1

Note:

1. Case temperature is measured at top and center side of any DRAMs.
2. t_{CASE} > 85 °C → t_{REFI} = 3.9 μs

DC Electrical Characteristics and Operating Conditions

Symbol	Parameter	Min	Max	Units	Notes
V _{DD}	Supply Voltage	1.7	1.9	V	1
V _{DDL}	DLL Supply Voltage	1.7	1.9	V	1
V _{DDQ}	Output Supply Voltage	1.7	1.9	V	1
V _{SS} , V _{SQ}	Supply Voltage, I/O Supply Voltage	0	0	V	
V _{REF}	Input Reference Voltage	0.49V _{DDQ}	0.51V _{DDQ}	V	1, 2
V _{TT}	Termination Voltage	V _{REF} - 0.04	V _{REF} + 0.04	V	3

Note:

1. There is no specific device VDD supply voltage requirement for SSTL_18 compliance. However, VDDQ must be less than or equal to VDD under all conditions.
2. VREF is expected to be equal to 0.5 V DDQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed 2% of the DC value.
3. VTT of transmitting device must track VREF of receiving device.

M2N25664TUH4B0F / M2N51264TUH8B0F
M2N1G64TU8HB0B
256MB: 32M x 64 / 512MB: 64M x 64 / 1GB: 128M x 64
PC2-4200 / PC2-5300 Unbuffered DDR2 SO-DIMM



ODT DC Electrical Characteristics

Parameter/Condition	Symbol	Min.	Nom.	Max.	Units	Note
Rtt effective impedance value for EMRS(A6,A2)=0,1; 75ohm	Rtt1(eff)	60	75	90	ohm	1
Rtt effective impedance value for EMRS(A6,A2)=1,0; 150ohm	Rtt2(eff)	120	150	180	ohm	1
Rtt effective impedance value for EMRS(A6,A2)=1,1; 50ohm	Rtt3(eff)	40	50	60	ohm	1
Deviation of V_M with respect to VDDQ/2	Delta VM	-6		+6	%	1
Note1: Test condition for Rtt measurements.						

Input AC/DC logic level

Symbol	Parameter	DDR2-533		DDR2-667		Units
		Min.	Max.	Min.	Max.	
VIH (AC)	Input High (Logic1) Voltage	VREF + 0.250	-	VREF + 0.200	-	V
VIL (AC)	Input Low (Logic0) Voltage	-	VREF - 0.250	-	VREF - 0.200	V
VIH (DC)	Input High (Logic1) Voltage	VREF + 0.125	VDDQ + 0.3	VREF + 0.125	VDDQ + 0.3	V
VIL (DC)	Input Low (Logic0) Voltage	-0.3	VREF - 0.125	-0.3	VREF - 0.125	V

Operating, Standby, and Refresh Currents

$T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 1.8\text{V} \pm 0.1\text{V}$ (256MB, 1 Rank, 32Mx16 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-4300 (-37B)	PC2-5300 (-3C)	Unit
IDD0	Operating Current: one bank; active/precharge; $t_{RC} = t_{RC(\text{MIN})}$; $t_{CK} = t_{CK(\text{MIN})}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	420	440	mA
IDD1	Operating Current: one bank; active/read/precharge; Burst = 4; $t_{RC} = t_{RC(\text{MIN})}$; CL= 4; $t_{CK} = t_{CK(\text{MIN})}$; $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle	420	460	mA
IDD2P	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$	60	60	mA
IDD2Q	Precharge quiet standby current	180	220	mA
IDD2N	Idle Standby Current: CS $\geq V_{IH(\text{MIN})}$; all banks idle; $CKE \geq V_{IH(\text{MIN})}$; $t_{CK} = t_{CK(\text{MIN})}$; address and control inputs changing once per clock cycle	160	180	mA
IDD3PF	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; MRS(12)=0	120	160	mA
IDD3PS	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; MRS(12)=1	60	60	mA
IDD3N	Active Standby Current: one bank; active/precharge; CS $\geq V_{IH(\text{MIN})}$; $CKE \geq V_{IH(\text{MIN})}$; $t_{RC} = t_{RAS(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	200	240	mA
IDD4R	Operating Current: one bank; Burst = 4; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL= 4; $t_{CK} = t_{CK(\text{MIN})}$; $I_{OUT} = 0\text{mA}$	620	720	mA
IDD4W	Operating Current: one bank; Burst = 4; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL= 4; $t_{CK} = t_{CK(\text{MIN})}$	580	700	mA
IDD5B	Burst Refresh Current: $t_{RFC} = t_{RFC(\text{MIN})}$	660	700	mA
IDD6	Self-Refresh Current: $CKE \leq 0.2\text{V}$	60	60	mA
IDD7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC(\text{min})}$; $I_{OUT} = 0\text{mA}$.	1100	1140	mA

Note: Module IDD was calculated from component IDD. It may different from the actual measurement.

Operating, Standby, and Refresh Currents

$T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 1.8\text{V} \pm 0.1\text{V}$ (512MB, 2 Ranks, 32Mx16 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-4300 (-37B)	PC2-5300 (-3C)	Unit
IDD0	Operating Current: one bank; active/precharge; $t_{RC} = t_{RC(\text{MIN})}$; $t_{CK} = t_{CK(\text{MIN})}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	620	680	mA
IDD1	Operating Current: one bank; active/read/precharge; Burst = 4; $t_{RC} = t_{RC(\text{MIN})}$; CL= 4; $t_{CK} = t_{CK(\text{MIN})}$; $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle	620	700	mA
IDD2P	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$	120	120	mA
IDD2Q	Precharge quiet standby current	360	440	mA
IDD2N	Idle Standby Current: CS $\geq V_{IH(\text{MIN})}$; all banks idle; $CKE \geq V_{IH(\text{MIN})}$; $t_{CK} = t_{CK(\text{MIN})}$; address and control inputs changing once per clock cycle	320	360	mA
IDD3PF	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; MRS(12)=0	240	320	mA
IDD3PS	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; MRS(12)=1	120	120	mA
IDD3N	Active Standby Current: one bank; active/precharge; CS $\geq V_{IH(\text{MIN})}$; $CKE \geq V_{IH(\text{MIN})}$; $t_{RC} = t_{RAS(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	400	480	mA
IDD4R	Operating Current: one bank; Burst = 4; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL= 4; $t_{CK} = t_{CK(\text{MIN})}$; $I_{OUT} = 0\text{mA}$	820	960	mA
IDD4W	Operating Current: one bank; Burst = 4; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL= 4; $t_{CK} = t_{CK(\text{MIN})}$	780	940	mA
IDD5B	Burst Refresh Current: $t_{RC} = t_{RFC(\text{MIN})}$	860	940	mA
IDD6	Self-Refresh Current: $CKE \leq 0.2\text{V}$	120	120	mA
IDD7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC(\text{min})}$; $I_{OUT} = 0\text{mA}$.	1300	1380	mA

Note: Module IDD was calculated from component IDD. It may different from the actual measurement.

Operating, Standby, and Refresh Currents

$T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 1.8\text{V} \pm 0.1\text{V}$ (1GB, 2 Ranks, 64Mx8 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-4300 (-37B)	PC2-5300 (-3C)	Unit
IDD0	Operating Current: one bank; active/precharge; $t_{RC} = t_{RC(\text{MIN})}$; $t_{CK} = t_{CK(\text{MIN})}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	1080	1200	mA
IDD1	Operating Current: one bank; active/read/precharge; Burst = 4; $t_{RC} = t_{RC(\text{MIN})}$; CL = 4; $t_{CK} = t_{CK(\text{MIN})}$; $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle	1080	1240	mA
IDD2P	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$	240	240	mA
IDD2Q	Precharge quiet standby current	720	880	mA
IDD2N	Idle Standby Current: CS $\geq V_{IH(\text{MIN})}$; all banks idle; $CKE \geq V_{IH(\text{MIN})}$; $t_{CK} = t_{CK(\text{MIN})}$; address and control inputs changing once per clock cycle	640	720	mA
IDD3PF	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; MRS(12)=0	480	640	mA
IDD3PS	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; MRS(12)=1	240	240	mA
IDD3N	Active Standby Current: one bank; active/precharge; CS $\geq V_{IH(\text{MIN})}$; $CKE \geq V_{IH(\text{MIN})}$; $t_{RC} = t_{RAS(\text{MAX})}$; $t_{CK} = t_{CK(\text{MIN})}$; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	400	480	mA
IDD4R	Operating Current: one bank; Burst = 4; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 4; $t_{CK} = t_{CK(\text{MIN})}$; $I_{OUT} = 0\text{mA}$	1400	1680	mA
IDD4W	Operating Current: one bank; Burst = 4; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL = 4; $t_{CK} = t_{CK(\text{MIN})}$	1360	1680	mA
IDD5B	Burst Refresh Current: $t_{RC} = t_{RFC(\text{MIN})}$	1720	1880	mA
IDD6	Self-Refresh Current: $CKE \leq 0.2\text{V}$	240	240	mA
IDD7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC(\text{min})}$; $I_{OUT} = 0\text{mA}$.	1760	1920	mA

Note: Module IDD was calculated from component IDD. It may different from the actual measurement.

AC Timing Specifications for DDR2 SDRAM Devices Used on Module

($T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = 1.8V \pm 0.1V$; $V_{DD} = 1.8V \pm 0.1V$, See AC Characteristics) (Part 1 of 2)

Symbol	Parameter	-37B		-3C		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{AC}	DQ output access time from CK/ \bar{CK}	-0.5	+0.5	-0.45	+0.45	ns	
t_{DQSCK}	DQS output access time from CK/ \bar{CK}	-0.45	+0.45	-0.4	+0.4	ns	
t_{CH}	CK high-level width	0.45	0.55	0.45	0.55	t_{CK}	
t_{CL}	CK low-level width	0.45	0.55	0.45	0.55	t_{CK}	
t_{HP}	Minimum half clk period for any given cycle; defined by clk high (t_{CH}) or clk low (t_{CL}) time	t_{CH} or t_{CL}	-	t_{CH} or t_{CL}	-	t_{CK}	
t_{CK}	Clock Cycle Time	3.75	8	3	8	ns	
t_{DH}	DQ and DM input hold time	225	-	175	-	ps	
t_{DS}	DQ and DM input setup time	100	-	100	-	ps	
t_{IPW}	Input pulse width	0.6	-	0.6	-	t_{CK}	
t_{DIPW}	DQ and DM input pulse width (each input)	0.35	-	0.35	-	t_{CK}	
t_{HZ}	Data-out high-impedance time from CK/ \bar{CK}	-	$t_{AC\ max}$	-	$t_{AC\ max}$	ns	
$t_{LZ(DQ)}$	Data-out low-impedance time from CK/ \bar{CK}	$2t_{AC\ min}$	$t_{AC\ max}$	$2t_{AC\ min}$	$t_{AC\ max}$	ns	
$t_{LZ(DQS)}$	DQS low-impedance time from CK/ \bar{CK}	$t_{AC\ min}$	$t_{AC\ max}$	$t_{AC\ min}$	$t_{AC\ max}$	ns	
t_{DQSQ}	DQS-DQ skew (DQS & associated DQ signals)	-	0.30	-	0.24	ns	
t_{QHS}	Data hold Skew Factor	-	0.4	-	0.34	ns	
t_{QH}	Data output hold time from DQS	$t_{HP} - t_{QHS}$	-	$t_{HP} - t_{QHS}$	-	ns	
t_{DQSS}	Write command to 1st DQS latching transition	-0.25	0.25	-0.25	0.25	t_{CK}	
t_{DQSH}	DQS input high pulse width	0.35	-	0.35	-	t_{CK}	
t_{DQL}	DQS input low pulse width	0.35	-	0.35	-	t_{CK}	
t_{DSS}	DQS falling edge to CK setup time (write cycle)	0.2	-	0.2	-	t_{CK}	
t_{DSH}	DQS falling edge hold time from CK (write cycle)	0.2	-	0.2	-	t_{CK}	
t_{MRD}	Mode register set command cycle time	2	-	2	-	t_{CK}	
t_{WPST}	Write postamble	0.40	0.60	0.40	0.60	t_{CK}	
t_{WPRE}	Write preamble	0.35	-	0.35	-	t_{CK}	
t_{IH}	Address and control input hold time	0.375	-	0.275	-	ns	
t_{IS}	Address and control input setup time	0.25	-	0.2	-	ns	
t_{RPRE}	Read preamble	0.9	1.1	0.9	1.1	t_{CK}	
t_{RPST}	Read postamble	0.4	0.6	0.4	0.6	t_{CK}	
t_{Delay}	Minimum time clocks remains ON after CKE asynchronously drops Low	$t_{IS} + t_{CK} + t_{IH}$	-	$t_{IS} + t_{CK} + t_{IH}$	-	ns	
t_{RFC}	Refresh to active/Refresh command time	105				ns	


AC Timing Specifications for DDR2 SDRAM Devices Used on Module

($T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = 1.8V \pm 0.1V$; $V_{DD} = 1.8V \pm 0.1V$, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	-37B		-3C		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{REFI}	Average Periodic Refresh Interval ($85^{\circ}\text{C} < T_{CASE} \leq 95^{\circ}\text{C}$)	3.9		3.9		μs	
	Average Periodic Refresh Interval ($0^{\circ}\text{C} \leq T_{CASE} \leq 85^{\circ}\text{C}$)	7.8		7.8		μs	
t_{RRD}	Active bank A to Active bank B command	7.5	-	7.5	-	ns	
t_{CCD}	CAS to CAS	2	-	2	-	t_{CK}	
t_{WR}	Write recovery time	15	-	15	-	ns	
WR	Write recovery time with Auto-Precharge	t_{WR}/t_{CK}		t_{WR}/t_{CK}		ns	
t_{DAL}	Auto precharge write recovery + precharge time	$WR + t_{RP}$	-	$WR + t_{RP}$	-	t_{CK}	
t_{WTR}	Internal write to read command delay	7.5	-	7.5	-	ns	
t_{RTP}	Internal read to precharge command delay	7.5	-	7.5	-	ns	
t_{XSNR}	Exit self refresh to a Non-read command	$t_{RFC} + 10$	-	$t_{RFC} + 10$	-	ns	
t_{XSRD}	Exit self refresh to a Read command	200	-	200	-	t_{CK}	
t_{XP}	Exit precharge power down to any Non-read command	2	-	2	-	t_{CK}	
t_{XARD}	Exit active power down to read command	2	-	2	-	t_{CK}	
t_{XARDS}	Exit active power down to read command	6-AL	-	7-AL	-	t_{CK}	
t_{CKE}	CKE minimum pulse width	3	-	3	-	t_{CK}	
t_{OIT}	OCD drive mode output delay	0	12	0	12	ns	
ODT							
t_{AOND}	ODT turn-on delay	2	2	2	2	t_{CK}	
t_{AON}	ODT turn-on	$t_{AC}(\text{min})$	$t_{AC}(\text{max}) + 1$	$t_{AC}(\text{min})$	$t_{AC}(\text{max}) + 0.7$	ns	
t_{AONPD}	ODT turn-on (Power down mode)	$t_{AC}(\text{min}) + 2$	$2t_{CK} + t_{AC}(\text{max}) + 1$	$t_{AC}(\text{min}) + 2$	$2t_{CK} + t_{AC}(\text{max}) + 1$	ns	
t_{AOFD}	ODT turn-off delay	2.5	2.5	2.5	2.5	t_{CK}	
t_{AOF}	ODT turn-off	$t_{AC}(\text{min})$	$t_{AC}(\text{max}) + 0.6$	$t_{AC}(\text{min})$	$t_{AC}(\text{max}) + 0.6$	ns	
t_{AOFPD}	ODT turn-off (Power down mode)	$t_{AC}(\text{min}) + 2$	$2.5t_{CK} + t_{AC}(\text{max}) + 1$	$t_{AC}(\text{min}) + 2$	$2.5t_{CK} + t_{AC}(\text{max}) + 1$	ns	
t_{ANPD}	ODT to power down entry latency	3	-	3	-	t_{CK}	
t_{AXPD}	ODT power down exit latency	8	-	8	-	t_{CK}	
Speed Grade Definition							
t_{RAS}	Row Active Time	45	70000	45	70000	ns	
t_{RCD}	RAS to CAS delay	15	-	15	-	ns	
t_{RC}	Row Cycle Time	60	-	60	-	ns	
t_{RP}	Row Precharge Time	15	-	15	-	ns	

Package Dimensions

(256MB, 1 Rank, 32Mx16 DDR2 SDRAMs)




Note: All dimensions are typical with tolerances of +/- 0.15 unless otherwise stated.

Units: Millimeters (Inches)

Note: Device position and scale are only for reference.

Package Dimensions

(512MB – 2 Ranks, 32Mx16 DDR2 SDRAMs)




Note: All dimensions are typical with tolerances of +/- 0.15 unless otherwise stated.

Units: Millimeters (Inches)

Note: Device position and scale are only for reference.

Package Dimensions

(1GB – 2 Ranks, 32Mx8 DDR2 SDRAMs)



Note: All dimensions are typical with tolerances of +/- 0.15 unless otherwise stated.

Units: Millimeters (Inches)

Note: Device position and scale are only for reference.

M2N25664TUH4B0F / M2N51264TUH8B0F
M2N1G64TU8HB0B
256MB: 32M x 64 / 512MB: 64M x 64 / 1GB: 128M x 64
PC2-4200 / PC2-5300 Unbuffered DDR2 SO-DIMM



Revision Log

Rev	Date	Modification
1.0	07/2006	Official Release

Nanya Technology Corporation
Hwa Ya Technology Park 669
Fu Hsing 3rd Rd., Kueishan,
Taoyuan, 333, Taiwan, R.O.C.
Tel: +886-3-328-1688

Please visit our home page for more information: www.nanya.com

Printed in Taiwan

©2006