32K×8 Bit High-Speed CMOS Static RAM

FEATURES

• Fast Access Time: 15, 20, 25ns (max)

. Low Power Dissipation

Standby (TTL) : 40mA (max.) 2mA(Max.)

Operating KM68257B-15: 150mA (max.)

KM68257B-20: 140mA (max.) KM68257B-25: 130mA (max.)

Single 5V ± 10% Power Supply

. TTL Compatible inputs and outputs

Fully Static Operation
 No clock or refresh required

. Three State Outputs

 Standard Pin Configuration KM68257BP: 28-DIP-300 KM68257BJ: 28-SOJ-300

GENERAL DESCRIPTION

The KM68257B is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.


The KM68257B uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology.


It is particuarly well suited for use in high-density highspeed system applications.

The KM68257B is packaged in a 300 mil. 28-pin plastic DIP or SOJ

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top View)





Pin Name	Pin Function
A ₀ -A ₁₄	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O ₁ ~I/O ₈	Data Inputs/Outputs
V _{CC}	Power (+5V)
Vss	Ground



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	VIN. VOUT	-0.5 to 7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-0.5 to 7.0	V
Power Dissipation	Po	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C
Soldering Temperature and Time	T _{solder}	260°C, 10sec (Lead only)	_

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (TA=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2		V _{CC} +0.5	V
Input Low Voltage	VIL	-0.5*	_	0.8	V

^{*} $V_{IL}(min.) = -3.0V$ for ≤ 10 ns pulse

DC AND OPERATING CHARACTERISTICS

 $(T_A=0 \text{ to } 70^{\circ}\text{C}, V_{CC}=5\text{V}\pm10\%, \text{ unless otherwise specified})$

Item	Symbol	Test Conditi	Min	Max	Unit	
Input Leakage Current	lυ	Vin=Vss to Vcc		-	2	μA
Output Leakage Current	lro	CS=Vin or OE=Vin or WE=Vil.	or Vvo=Vss to Vcc	-	2	μA
Average Operating		Min Cycle, 100% Duty	15ns	-	150	mA
Current	loc	CS=VIL, II/O=0mA	20ns		140	mA
Current			25ns	-	130	mA
Standby Power	ISB	СS=VIн, Min Cycle.		-	40	mA
Supply Current	ISB1	$\overline{\text{CS}} \ge \text{Vcc-0.2V}$, f= 0 Vin $\ge \text{Vcc-0.2}$ or Vin $\le 0.2\text{V}$		-	2	mA
Output Low Voltage	Vol	lou=8mA	-	0.4	٧	
Output High Voltage	Voн	loн=-4mA	2.4	-	٧	

CAPACITANCE* (f=1MHz, TA=25°C)

item	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} =OV	_	7	pF
Input/Output Capacitance	C _{VO}	V _{I/O} =0V	_	7	pF


^{*} Note: Capacitance is sampled and not 100% tested.



AC CHARACTERISTICS

TEST CONDITIONS (TA=0 to 70°C, V_{CC}=5V±10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	O to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68257BP-15 KM68257BJ-15		KM68257BP-20 KM68257BJ-20		KM68257BP-25 KM68257BJ-25		
, arameter	J	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tric	15		20		25		ns
Address Access Time	taa		15		20		25	ns
Chip Select to Output	tco		15		20		25	ns
Output Enable to Valid Output	toE	-	8		10		12	ns
Chip Enable to Low-Z Output	tız	3		3		3		ns
Output Enable to Low-Z Output	toLZ	0		0		0		ns
Chip Disable to High-Z Output	tHZ	0	10	0	10	0	10	ns
Chip Disable to High-Z Output	tonz	0	8	0	8	0	10	ns
Output Hold from Address Change	tон	3	-	3		3		ns
Chip Select to Power Up Time	tpu	0		0		0		ns
Chip Disable to Power Down Time	tPD		15		20		25	ns




WRITE CYCLE

Parameter	Symbol	KM68257BP-15 KM68257BJ-15		KM68257BP-20 KM68257BJ-20		KM68257BP-25 KM68257BJ-25		
T di dilioso)	,	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	15		20		25		ns
Chip Select to End of Write	tcw	12		13		15		ns
Address Set-up Time	tas	0		0		0		ns
Address Valid to End of Write	taw	12		13		15		ns
Write Pulse Width	twp	12		13		15		ns
Write Recovery Time	twn	0		0		0		ns
Write to Output High-Z	twz	0	8	0	8	0	10	ns
Data to Write Time Overlap	tow	9		10		12		ns
Data Hold from Write Time	toн	0		0		0		ns
End Write to Output Low-Z	tow	0		0		0		ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (Address Controlled)

(CS=OE=VIL, WE=VIH)



KM68257B CMOS SRAM


TIMING WAVEFORM OF READ CYCLE



Note (READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- At any given temperature and voltage condition, t_{HZ}(max.) is less than t_{LZ}(min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B).
 This parameter is sampled and not 100% tested.
- 5. Address valid prior to or conincident with CS transition low
- 6. Device is continuously selected with CS=VIL.


TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)





400

TIMING WAVEFORM OF WRITE CYCLE (CS Controlled)



Notes (WRITE CYCLE)

- 1. A write occurs during the overlap (twp) of a low CS and low WE.
- 2. All write cycle timing is referenced from the last valid address to the first transition address.
- Transition is measured ±200mV from steady state voltage with Load (B).
 This parameter is sampled and not 100% tested.
- At any given temperature and voltage condition, twz(max.) is less than tow(min.) both for a given device and from device to device.
- 5. CS or WE must be in high during address transition.

FUNCTIONAL DESCRIPTION

čs	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	х,	X	Not Select	High-Z	I _{SB} , I _{SB1}
L	н	Н	Output Disable	High-Z	lcc
L	н	L	Read	D _{OUT}	lcc
L	L	X	Write	D _{IN}	lcc

^{*} Note: X means Don't Care