



2.5V 18-Bit Universal Bus Transceiver with 3-State Outputs

Product Features

- PI74AVC+16601 is designed for low-voltage operation, $V_{CC} = 1.65 \text{V to } 3.6 \text{V}$
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant Inputs and Outputs
- All outputs contain a patented DDC (Dynamic Drive Control) that reduces noise without degrading propagation delay.
- Industrial operation: -40°C to +85°C
- Available Packages:
 - -56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 173 mil wide plastic TVSOP (K)

Product Description

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.


The PI74AVC+16601 uses D-type latches and D-type flip-flops with 3-state outputs to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by Output Enable (OEAB and OEBA), Latch Enable (LEAB and LEBA), and Clock (CLKAB and CLKBA) inputs. The clock can be controlled by the Clock Enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Logic Block Diagram



1



Pin Description

Pin Name	Description					
ŌĒ	Output Enable Input (Active LOW)					
CLK	Clock Input (Active HIGH)					
Dx	Data Inputs					
Qx	3-State Outputs					
GND	Ground					
V_{CC}	Power					

Pin Configuration

1 in Configuration				
OEAB [4		<i></i>	CLKENAB
LEAB [CLKAB
A1 [□ B1
GND [GND
A2 [□ B2
A3 [□ B3 L
Vcc 🗆			50	Vcc
A4 🗆				□ B4
A5 🗆			48	□ B5
A6 🗆			47	Γ -
GND [46	GND
A7 🗆	12	56-Pin	45	□ B7
A8 🗆	13	A,K	44	□ B8
A9 🗆	14		43	□ B9
A10 [15		42	□ B10
A11 🗆	16		41	□ B11
A12 🗆	17		40	□ B12
GND [18		39	GND
A13 🗆	19		38	⊒ B13
A14 🗆	20		37	□ B14
A15 🗆	21		36	□ B15
Vcc 🗆	22		35	□vcc
A16 [23		34	□B16
A17 [24		33	□ B17
GND [25		32	GND
A18 [26		31	□ B18
OEBA [27		30	□ CLKBA
LEBA [28		29	CLKENBA
				J

Truth Table(1)†

	Output				
CLKENAB	OEAB	LEAB	CLKAB	A	В
X	Н	X	X	X	Z
X	L	Н	X	L	L
X	L	Н	S	Н	Н
Н	L	L	X	X	B ₀ ‡
Н	L	L	X	X	B ₀ ‡
L	L	L	1	L	L
L	L	L	1	Н	Н
L	L	L	L or H	X	B ₀ ‡

Notes:

2

- 1. H=High Signal Level
 - L=Low Signal Level
 - Z = High Impedance
 - ↑=LOW-to-HIGH Transition
- † A-to-<u>B</u> data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.
- ‡ Output level before the indicated steady-state input conditions were established.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CC} 0.5V to +4.6V	Output clamp current, $I_{OK}(V_O \le 0)$
Input voltage range, V_I $-0.5V$ to $+4.6V$	Continuous output current, IO ±50mA
Voltage range applied to any output in the	Continuous current through each V _{CC} or GND ±100mA
high-impedance or power-off state, $V_0^{(1)}$ $-0.5V$ to $+4.6V$	Package thermal impedance, $\theta_{JA}^{(3)}$: package A 64°C/W
Voltage range applied to any output in the	package K 48°C/W
high or low state, $V_0^{(1,2)}$ 0.5V to V_{CC} +0.5V	Storage Temperature range, T _{stg} 65°C to 150°C
Input clamp current, I_{IK} ($V_I < 0$)	•

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

		Min.	Max.	Units
V Comple Valeace	Operating	1.65	3.6	
V _{CC} Supply Voltage	Data retention only	1.2		
	$V_{CC} = 1.2V$	V _{CC}		
XV III. lead I mad X/s kees	$V_{CC} = 1.65 V$ to 1.95 V	0.65 x V _{CC}]
V _{IH} High-level Input Voltage	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7		
	$V_{CC} = 3V \text{ to } 3.6V$	2]
	$V_{CC} = 1.2V$		GND	V
V Low level Input Valtage	$V_{CC} = 1.65 V$ to 1.95 V		0.35 x V _{CC}	
V _{IL} Low-level Input Voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$		0.7	
	$V_{CC} = 3V$ to 3.6V		0.8	
V _I Input Voltage		0	3.6	
V. Oodrad Vallage	Active State	0	V _{CC}	
V _O Output Voltage	3-State	0	3.6	
	$V_{CC} = 1.65 V$ to 1.95 V		- 6	
I _{OH} High-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		- 12	
	$V_{CC} = 3V$ to 3.6V		- 24	mA
${ m I}_{ m OL}$ Low-level output current	$V_{CC} = 1.65 V$ to 1.95 V		6	IIIA
	$V_{CC} = 2.3 V \text{ to } 2.7 V$		12	
	$V_{CC} = 3V$ to 3.6V		24	
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T _A Operating free-air temperature		-40	85	°C

3

Notes

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}C + 85^{\circ}C$)

	Parameters	Test Conditions(1)		V _{CC}	Min.	Max.	Units
V _{OH}		$I_{OH} = -100 \mu A$		1.65V to 3.6V	V _{CC} -0.2V		
		$I_{OH} = -6mA$	$V_{IH} = 1.07V$	1.65V	1.2		
		$I_{OH} = -12mA$	$V_{\rm IH} = 1.7 V$	2.3V	1.75		
		$I_{OH} = -24 \text{mA}$	$V_{IH} = 2V$	3V	2.0		
							V
V _{OL}		$I_{\rm OL} = 100 \mu A$		1.65V to 3.6V		0.2	
		$I_{OL} = 6mA$	$V_{IH} = 0.57V$	1.65V		0.45	
		$I_{\rm OL} = 12 {\rm mA}$	$V_{\rm IH} = 0.7 V$	2.3V		0.55	
		$I_{\rm OL} = 24 {\rm mA}$	$V_{\rm IH} = 0.8 V$	3V		0.8	
I _I		$V_I = V_{CC}$ or GN	D	3.6V		±2.5	
I _{OFF}		$V_{\rm I}$ or $V_{\rm O} = 3.6 V_{\rm O}$	7	0		±10	
I_{OZ}		$V_{\rm I} = V_{\rm CC}$ or GN	D	3.6V		±10	μA
I_{CC}		$V_{\rm O} = V_{\rm CC}$ or GN	$ID I_O = 0$	3.6V		40	
$C_{\rm I}$	Control Inputs	$V_{\rm I} = V_{\rm CC}$ or GN	D	2.5V		4	
				3.3V		4	
	Data Inputs			2.5V		6	nE
				3.3V		6	pF
Co	Outputs	$V_{\rm O} = V_{\rm CC}$ or GN	ID	2.5V		8	
				3.3V		8	

Note:

^{1.} Typical values are measured at $T_A\!=\!25^{\circ}C.$



Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

			$V_{CC} = 1.2V$		$V_{CC} = 1.5V$ $\pm 0.1V$		$V_{CC} = 1.8V$ $\pm 0.15V$		$V_{CC} = 2.5V$ $\pm 0.2V$		$V_{CC} = 3.3V$ $\pm 0.3V$		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fclock Clock Frequen	су							150		250		350	MHz
tw Pulse duration	LE high						3.3		2.0		1.5		
	CLK high o	r low					3.3		2.0		1.5		
t _{su} Setup time	Data before CLK T		3.5		2.5		2.0		1.9		1.5		
	Data before LE	CLK high	1.2		1.2		1.2		1.2		1.4		
	↓	CLK low	1.0		1.0		1.1		1.1		0.9		ns
	CLKEN be	fore CLK↑	3.0		2.0		1.5		1.5		1.2		
t _h Hold time	Data after CLK↑		0		0		0.1		0.5		0.6		
	Data	CLK high	1.2		1.2		1.2		1.2		1.2		
	after LE↓	CLK low	2.3		1.7		1.7		1.7		1.5		
	CLKEN aft	er CLK↑	0		0		0.4		0.4		0.4		

Switching Characteristics

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

Parameter	From	1		= 1.2V		= 1.5V .1V		= 1.8V 15V	V _{CC} = ±0.		V _{CC} = ±0.		Units
	(Input)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _{max}							150		250		350		MHz
t _{pd}	A or B	B or A		4.5		4.0		3.5		3.0		2.5	
,	LEAB or LEBA			5.0		4.5		4.0		3.5		3.0	
	CLKAB or CLKBA	A or B		5.5		4.5		4.0		3.5		3.0	ns
t _{en}	OEAB or			4.5		4.0		4.0		3.5		3.0	
t _{dis}	OEBA			5.5		4.0		4.0		3.0		3.0	


Operating Characteristics, T_A=25°C

Parameters		Test Conditions	V _{CC} =1.8V ±0.15V Typical	$V_{CC} = 2.5V$ $\pm 0.2V$ Typical	$V_{CC} = 3.3V$ $\pm 0.3V$ Typical	Units
	Outputs Enabled	$C_{L} = 0 pF,$	22	26	30	"E
C _{pd} Power Dissipation Capacitance	Outputs Disabled	f = 10 MHz	5	6	8	pF

5




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V$ and $1.5V \pm 0.1V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tpHZ/tpZH GND







Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

6


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tPHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.

7


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$




$\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ \hline & t_{pd} & \text{Open} \\ t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ t_{PHZ}/t_{PZH} & \text{GND} \\ \hline \end{array}$




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

8


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tPHZ/tpZH GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

Pericom Semiconductor Corporation


2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com



56-pin TSSOP (A) Package



56-pin TVSOP(K) Package



Ordering Information

Ordering Data	Description
PI74AVC+16601A	56-pin, 240-mil wide plastic TSSOP
PI74AVC+16601K	56-pin, 173-mil wide plastic TVSOP

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com 10