

# CP20K 0.8-MICRON FPGAs

February 1993

#### Description

NEC Electronics Inc. and Crosspoint Solutions, Inc. have joined forces to offer to system designers an expedient way to prototype in Field Programmable Gate Arrays (FPGAs) and easily migrate the design into NEC's family of CMOS Mask Programmable Gate Arrays (MPGAs).

The CP20K series of FPGAs are the first true products that are architecturally compatible with standard MPGAs. They use a macrocell library and a transistor-level interconnect programmability, the same as used with NEC's gate arrays. This compatibility allows improved performance, reduced gate counts, lower power consumption, and a conversion process that is very straightforward and predictable.


The CP20K series consists of six different master cells with densities that range from 2,200 to 20,000 gates. Gate utilization is 60% to 85% using the automatic placement and automatic routing capabilities of the Crosspoint Design System (CDS™). Interactive placement and routing is also provided which gives finetuning capabilities to critical speed paths and optimized gate use.

The CP20K series features the industry's most flexible I/Os. Each general purpose I/O pad can be configured as an input, output or bidirectional pad.

The CP20K series is manufactured in a 0.8µm CMOS process with two-layer metalization. Central to Crosspoint's process architecture is a proprietary antifuse. An antifuse is a programmable element that has a very high impedance initially, but exhibits a low resistance after programming. This translates directly to higher speed, since interconnect RC delays are reduced. The programming is one-time programmable (OTP).

Crosspoint's FPGA products are fully supported by NEC's advanced ASIC design technology. NEC's OpenCAD® integration system lets the CP20K designer choose the most powerful design tools and services available, for schematic entry, synthesis, simulation, timing and fault analysis, and test vector generation. Crosspoint Design System (CDS) is then used to place and route the design. A choice of automatic or interactive place and route features give the designer maximum control for fine tuning critical speed paths and optimizing gate use. When the design is complete, an antifuse map is generated and downloaded to the FPGA programmer, figure 1. It programs the FPGA and also performs functional testing, if desired. Various package options are supported via individual socket adapters.

Figure 1. CP20K FPGAs



**CK20K Series of FPGAs** 

Available Gates	Usable Gates	TPT Count	RLT Count	I/O Pads (Max.)
2,246	1,300 - 1,900	1,896	474	91
4,245	2,500 - 3,600	3,584	896	130
8,425	5,100 - 7,100	6,740	1,685	180
12,320	7,200 – 10,800	8,960	2,240	203
16,170	9,600 - 13,700	11,760	2,940	250
20,262	12,000 - 17,200	14,736	3,684	270
	Gates 2,246 4,245 8,425 12,320 16,170	Gates         Gates           2,246         1,300 - 1,900           4,245         2,500 - 3,600           8,425         5,100 - 7,100           12,320         7,200 - 10,800           16,170         9,600 - 13,700	Gates         Gates         Count           2,246         1,300 - 1,900         1,896           4,245         2,500 - 3,600         3,584           8,425         5,100 - 7,100         6,740           12,320         7,200 - 10,800         8,960           16,170         9,600 - 13,700         11,760	Gates         Gates         Count         Count           2,246         1,300 - 1,900         1,896         474           4,245         2,500 - 3,600         3,584         896           8,425         5,100 - 7,100         6,740         1,685           12,320         7,200 - 10,800         8,960         2,240           16,170         9,600 - 13,700         11,760         2,940

#### **Features**

True gate array architecture

Transistor-level interconnect programmability
Gate array macro library and design methodology

Performance comparable to NEC's CMOS gate arrays Uses low-impedance antifuse technology

Four independent clock trees minimize clock skew

Flexible I/O inputs: CMOS, TTL, Schmitt with or without pull-up resistor

Flexible I/O outputs: 4, 8 or 12 mA drive; three-state; programmable slew rates; open-drain/source

High I/O to gate ratio

Flexible memory block implementation

Built-in IEEE 1149.1 (JTAG) interface

Industry-standard EDA tools for design entry, simulation, timing analysis, fault simulation, and test pattern generation

Gate-level-granularity takes maximum advantage of HDL/Synthesis top-down design methodology

Automatic or interactive place and route fine tunes performance and increases gate utilization



#### **Circuit Architecture**

The CP20K series architecture provides the same gate-level granularity as NEC's MPGAs. Individual transistors are selectively connected to each other or to the power and ground rails to make the specified macrocells. These cells are then connected to perform logic functions. In NEC MPGAs, these connections are made by depositing the desired metalization patterns during wafer fabrication. In Crosspoint FPGAs, antifuses are used to selectively connect metal segments.

The CP20K series is a channeled gate array architecture, figure 2, consisting of logic rows, where the active circuitry resides, and routing channels, where the majority of cell-to-cell interconnections are made. Additional resources in the perimeter surrounding the core array are used to implement input and output cells, the clock network, as well as resources for JTAG boundary scan testing.

#### **Logic Rows**

The logic row is made up of two types of building blocks; the Transistor-Pair Tile (TPTTM) and the RAM-Logic Tile (RLTTM). The TPT is the smallest building block of the array and is identical to that of NEC's MPGAs. It consists of a pair of p-channel and n-channel transistors (figure 3). Connected in the appropriate pattern, groups of TPTs can form combinatorial and sequential logic functions. To isolate adjacent macrocells, the gates of one or more p- and n-channel transistors are connected to V<sub>CC</sub> or ground, respectively. This results in the highest possible packing density.

The RLT is a logic module that is particularly efficient in implementing memory structures and sequential logic elements (figure 4). Four of the eight RLT ports (RN, WN, CS, and RW) are hard-wired to a set of global lines for memory block implementations. The remaining four ports (FB, IN, CLK, and OUT) may be connected locally through antifuse programming to various other wires inside the adjacent logic rows and routing channels.

TPT and RLT are trademarks of Crosspoint Solutions, Inc.




Figure 2. CP20K Channeled Gate Array Architecture

# NEC

Figure 3. Groups of TPTs, the Smallest Building Block, Can Implement Various Logic Functions





Figure 4. RAM Logic Tile (RLT) Logic Configuration




#### **Routing Channels**

While some intercell connections are made inside logic rows (local routing), the majority are made through routing channels. Each routing channel consists of a set of horizontal wire segments (figure 5). The lengths of the wire segments vary from a minimum of eight TPTs to the entire length of the row. The quantity, lengths, and positions of the segments are all derived from gate array connectivity statistics. Similar to the logic row, the routing channel has antifuses at each intersection of horizontal and vertical wire.

An approximately equal number of vertical and horizontal interconnect resources exist on each chip. Three types of vertical resources are available. The first is the vertically interconnected chevron (one for every two TPTs) which is a floating wire that originates from a TPT, spans five TPTs horizontally and goes vertically up or down four rows, and finally spans five or more TPTs horizontally. The second is the TPT/RLT input segment which originates from a p-channel gate of a TPT or from one of four ports of an RLT and spans the width of the routing channel immediately above it. The third is the

Figure 5. Routing Channel Structure and a Routing Path Use Vertical and Horizontal Interconnects





vertical long line, a floating wire that traverses several logic rows at a time. Long lines are either full height or half height, one in every four long lines is half height.

#### **Input and Output Cells**

As with NEC's MPGAs, many configuration options exist for each I/O cell in the CP20K family. Input cells come with CMOS or TTL thresholds, Schmitt trigger in 7 pins, and with or without pull-up. Output cells can be normal, three-state, open-drain or open-source, and have an optional output latch. The bidirectional cells can take any combination of the input and output cells, with the exception of Schmitt trigger.

I/O buffer circuits, each with a bonding pad terminal, are arranged in a ring around the perimeter of the array. Each I/O buffer can be configured to be an input, an output, a three-state output, or a bidirectional buffer. Options are available to select drive strength, slew-rate control for noise reduction, input voltage levels (CMOS or TTL) and weak pull-up. The connection of I/O cells to the array, figure 6, show four wire segments (DI, DO, DL, DE), which extend from each I/O cell into the routing channel. This allows very fast access to the cells in the core.

#### **Clock Network**


The CP20K series features a highly flexible and lowskew clock architecture (1.0 ns worst-case clock skew). Clock signals originate from the core array or directly from an I/O pin and may be distributed either into the core array or to output buffers around the perimeter (figure 7).

Four pin locations (CLKA, CLKB, CLKC and CLKD) are designated as clock input pins and have CMOS input thresholds. If these pins are not used as clock inputs, they may be used as Schmitt trigger inputs with either TTL or CMOS thresholds. (When used as Schmitt trigger inputs, the clock system is bypassed; the signal is routed directly into the core array). There are eight possible points in the core (T1, T2, T3, T4, T6, T7, and T8) where internal signals can drive the clock networks.

Four independent clock networks or grids (CLK0, CLK1, CLK2, CLK3) are accessible by every cell in the array. Each clock line can be directly connected to the CLK inputs of the RLTs or to the gates of the p-channel transistors in the TPTs. These lines can also be used as global signals such as power-on enable or reset.

In addition to the four grids in the core array, there are five clock lines for distribution of clock signals to the I/O ring. One (P0) is the ring clock which is common to all I/O cells; each of the other four (P1, P2, P3, P4) cover half of the I/O cells and are called corner clocks or L

Figure 6. I/O Cell Structure and Interconnect Scheme Between I/O Cells and the Logic Array



clocks. Each cell in the I/O ring is accessible by three clock lines: a ring clock and two L clocks. An I/O clock line can be connected to either the three-state enable pin or to the latch gate pin of an output or bidirectional buffer.

# JTAG Boundary Scan

The CP20K series feature a boundary scan architecture that conforms to the IEEE Standard Access Port and Boundary-Scan Architecture, as defined in IEEE Standard 1149.1-1990. The boundary scan feature is used by the Crosspoint Programmer to load both the antifuse map vectors during programming, as well as the test vectors during functional testing. Boundary scan is a test method that uses a ring of registers at an IC's boundary to control and monitor access during testing, such as shown in figure 8. Full scan capabilities allow testing of every input and output of the device.

The IEEE 1149.1 standard dictates the following test logic: a data register, bypass register, instruction register, and test access port (TAP). The TAP controller responds to synchronous control signals. When these signals are applied through a 4-wire test port, they generate the control signals for the IEEE 1149.1 test structures on the chip. Four pins are designated as JTAG control pins. If the JTAG feature is not required, three of these pins can be used as Schmitt trigger inputs.





Figure 7. CP20K High Performance Clock Network

In addition to the basic functionality defined in IEEE 1149.1 standard for a JTAG port, Crosspoint provides the following features: a device identification register, a 32-bit configurable user register, a three-stage I/O scan capability, and internal scan capabilities which are accessed through the JTAG test logic (figure 8). Users can select library macros with logic for internal scan test. This boundary scan circuitry is implemented in each I/O cell and is independent of the I/O cell's user-defined configuration. Three boundary scan cells are provided per pad cell, one for each of the DE, DI, and DO signals since, in general, each pad cell can be configured as a bidirectional I/O buffer.

Figure 8. Boundary Scan Architecture



## **CP20K FPGAs**



#### **Absolute Maximum Ratings**

Power supply voltage, V <sub>DD</sub>	-0.5 to +7.0 V
Programming voltages, V <sub>PP</sub> , V <sub>PB</sub>	-0.5 to +10.5V
Input voltage, V <sub>i</sub>	-0.5 V to V <sub>DD</sub> + 0.5 V
Input clamp current, $I_{IK} (V_I < 0 \text{ or } V_I > V_{DD})$	± 20 mA (typ)
Output current per pin (V <sub>O</sub> = 0 to V <sub>DD</sub> )	±25 mA
Operating temperature, T <sub>OPT</sub>	-40 to +85°C
Storage temperature, T <sub>STG</sub>	
Ceramic Package	-65 to +150°C
Plastic Package	-40 to +125°C

**Caution:** Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

#### Input/Output Capacitance

 $V_{DD} = V_1 = 0 \text{ V}; f = 1 \text{ MHz}$ 

Terminal	Symbol	Тур	Max	Unit
Input	C <sub>IN</sub>	10	25	pF
Output	C <sub>OUT</sub>	10	25	pF
I/O	C <sub>I/O</sub>	10	25	pF

#### Note:

(1) Values include package pin capacitance.

#### **Power Consumption**

Description	Limits (max)	Unit	<b>Test Conditions</b>
Internal cell	15	µW/MHz	F/O = 3
Input block	15	μW/MHz	F/O = 3
Output block	.375	mW/MHz	C <sub>L</sub> = 15 pF

#### **Recommended Operating Conditions**

		СМО	CMOS Level		TTL Level	
Parameter	Symbol	Min	Max	Min	Max	Unit
Power supply voltage	$V_{DD}$	4.5	5.5	4.75	5.25	V
Ambient temperature	T <sub>A</sub>	-40	+85	0	+70	°C
Low-level input voltage	V <sub>IL</sub>	0	0.3 V <sub>DD</sub>	0	0.8	V
High-level input voltage	V <sub>IH</sub>	0.7 V <sub>DD</sub>	V <sub>DD</sub>	2.0	V <sub>DD</sub>	V
Input rise or fall time, normal inputs	t <sub>R</sub> , t <sub>F</sub>	0	250	0	250	ns
Input rise or fall time, Clock inputs	t <sub>R</sub> , t <sub>F</sub>	0	100	0	100	ns
Positive Schmitt-trigger voltage	V <sub>p</sub>	2.3*	3.7*	1.4	2.4	V
Negative Schmitt-trigger voltage	V <sub>N</sub>	1.2*	2.5*	0.8	1.8	V
Hysteresis voltage	V <sub>H</sub>	0.5	1.6	0.4	1.2	V

<sup>\*</sup> As an option, three JTAG pins and four clock inputs are required for a Schmitt trigger. Other I/Os have only TTL and CMOS input threshold options.

#### **AC Characteristics**

 $V_{DD} = 5 \text{ V} \pm 10\%$ ;  $T_A = -40 \text{ to } +85^{\circ}\text{C}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Delay time, internal gate	t <sub>PD</sub>		0.968		ns	F/O = 1
Delay time, 2-input NAND gate			2.5		ns	F/O = 3
Delay time, buffer						
Input (BFIC)	t <sub>PD</sub>		2.4		ns	F/O = 3
Output (BF04)	t <sub>PD</sub>		5.3		ns	C <sub>1</sub> = 15 pF
Output rise time	t <sub>R</sub>		5.4		ns	C <sub>L</sub> = 15 pF
Output fall time	t <sub>F</sub>		5.3		ns	C <sub>1</sub> = 15 pF



#### **DC Characteristics**

 $V_{DD} = 5 \text{ V} \pm 10\%$ ;  $T_{A} = -40 \text{ to } +85 \text{ °C}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Quiescent current (Note 1)	ار				μA	$V_{i} = V_{DD}$ or GND
Input leakage current						
Regular	I,	-10		10	μA	$V_I = V_{DD}$ or GND
Pull-up		-250		-250	μA	V <sub>i</sub> = GND
Off-state output leakage current	l <sub>oz</sub>	-10		10	μA	$V_{O} = V_{DD}$ or GND
Low-level output current (CMOS)						
4 mA (Note 2)	l <sub>OL</sub>	4			mA	V <sub>OL</sub> = 0.4 V
8 mA (Note 2)	loL	8			mA	V <sub>OL</sub> = 0.4 V
12 mA (Note 2)	l <sub>OL</sub>	12			mA	V <sub>OL</sub> = 0.4 V
High-level output current (CMOS)						
4 mA (Note 2)	I <sub>OH</sub>	-2			mA	V <sub>OH</sub> = 3.7 V
8 mA (Note 2)	Гон	-4			mA	V <sub>OH</sub> = 3.7 V
12 mA (Note 2)	Гон	-8			mA	V <sub>OH</sub> = 3.7 V
Low-level output current (TTL)	<u> </u>					-
4 mA (Note 3)	l <sub>oL</sub>	4			mA	V <sub>OL</sub> = 0.4 V
8 mA (Note 3)	I <sub>OL</sub>	8			mA	V <sub>OL</sub> = 0.4 V
12 mA (Note 3)	l <sub>OL</sub>	12			mA	V <sub>OL</sub> = 0.4 V
High-level output current (TTL)						
4 mA (Note 3)	I <sub>OH</sub>	-4			mA	V <sub>OH</sub> = 3.0 V
8 mA (Note 3)	I <sub>OH</sub>	-8			mA	V <sub>OH</sub> = 3.0 V
12 mA (Note 3)	Гон	-12			mA	V <sub>OH</sub> = 3.0 V
Low-level output voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4, 8, 12 mA
High-level output voltage (CMOS) (Note 2)	V <sub>OH</sub>	-3.7			٧	I <sub>OH</sub> = -2, -4, -8 mA
High-level output voltage (TTL) (Note 3)	V <sub>OH</sub>	3.0			V	I <sub>OH</sub> = -4, -8, -12 mA

#### Notes:

- (1) Outputs are floating.
- (2) CMOS-level output buffer ( $V_{DD}$  = 5 V ± 10%,  $T_A$  = -40 to +85°C). (3) TTL-level output buffer ( $V_{DD}$  = 5 V ± 5%,  $T_A$  = 0 to +70°C).




### **CP20K FPGA Package Options**

Maximum Package Dimensions			Master Slice					
I/O Pins	Body Size	Pin Pitch	CP20220	CP20420	CP20840	CP21200	CP21600	CP22000
	(mm /in. )	(mm/in.)						
Plastic Quad Flatpa	ck (PQFP)							
160-pin	28 / 1.1	0.65 / .0256	-	Р	E	-	-	-
208-pin	28 / 1.1	0.5 / .0196	~	-	Р	Р	E	E
240-pin	32 / 1.26	0.5 / .0196	-	-	-	Ε	Ε	E
Ceramic Quad Flatp	eack (CQFP)							
160-pin	28 / 1.1	0.65 / .0256	-	Α	E	_	_	-
208-pin	28 / 1.1	0.5 / .0196	-	-	Р	Р	Ε	E
240-pin	32 / 1.26	0.5 / .0196	-	-	_	Ε	Е	Ε
Ceramic Pin Grid Ar	ray (CPGA)							,
155-pin	42/ 1.5	2.54 / .100	-	Α	_	_	_	-
223-pin	47 / 1.7	2.54 / .100	_	_	P	_	_	_
299-pin	52 / 2.0	2.54 / .100	-	-	-	Α	-	-
383-pin	_	_	_	-	-	-	Р	Р
Plastic Leaded Chip	Carrier (PLCC)							
84-pin	_	_	Р	Р	Е	_	-	_

A = Available; P = Planned; "-" = Not Planned or Unavailable; E = Under Evaluation

#### **Ordering Information**







This data sheet contains preliminary specifications, package information, and operational data for the CP20K field programmable gate array family. Additional design information is available in NEC's CP20K FPGA Block Library and CP20K FPGA Design Manual. Contact your local NEC Design Center or the NEC Literature Center for further ASIC design information; see the back of this data sheet for locations and phone numbers.

#### **NEC's MPGA/FPGA Design System**

The CMOS-X Mask Programmable Gate Arrays (MPGAs) and CP20K Field Programmable Gate Arrays (FPGAs) are fully supported by NEC's network of ASIC Design Centers, listed on the back of this data sheet.

The design flow for these products is shown in figure 9. The user may follow the solid line route, starting with a CMOS-X MPGA and retargeting to the CP20K FPGA for prototyping. Alternately, one may follow the flow suggested by the grey lines, starting with the CP20K FPGA and retargeting to a CMOS-X MPGA. Users may enlist Design Center support at any step in the design flow before prototype fabrication or programmed parts. Among the various levels at which Design Center support may begin (level A through level E), Level C ("Verified Netlist") is the most popular interface.

NEC's MPGA/FPGA suite of development tools tie into many established Electronic Design Automation (EDA) tool environments for schematic entry, logic synthesis, simulation, timing analysis, fault analysis, test pattern generation, etc. (including those from Mentor, Viewlogic, Synopsys, Cadence, and others). This allows users to preserve their investment in EDA tools and training.

Sample CMOS-X MPGA design kits (including the CP20K FPGA Conversion Kit for Synopsys retargeting) are available at no charge to qualified users: contact an NEC ASIC Design Center for more information. (Note: Soft-

ware licensing is required—NEC reserves the right to prioritize support based on user requirements.) Placement and routing for MPGAs are done at NEC's ASIC Design Centers.

The CP20K FPGA tools consist of the design kits, shown in the table below, as well as the Crosspoint Design System (CDS) for the Crosspoint-specific portions of the design process.

The Crosspoint design kits include the following modules, depending on the EDA tool:

Synthesis models: libraries containing information on the functionality, size, and timing of library macrocells

Symbolic symbols: graphical representation created for each macrocell

Simulation models: describes the logical and timing functions of macrocells

Test vector translator: converts stimulus and response vectors from the simulator directly into a form that can be downloaded into the Crosspoint FPGA programmer; the programmer then tests the programmed FPGA for functionality

Delay back annotation: since delays are calculated with CPTOOLS prior to back-annotation, each simulator produces identical post-layout timing when using Crosspoint's simulation models with back-annotation; simulation timing is guaranteed on any platform using the CP20K Design Kit

When design entry through the third-party tools is completed, the designs are transferred to CDS for placement and routing. The CDS is an integrated suite of automatic and interactive layout tools for this purpose. A single user interface controls all functions of the tools through pull-down menus, dialog boxes, and keyboard accelerators. The interface of information between the EDA vendor-specific tools and the CDS consist of EDIF netlists, pin delays, and test vectors.


# **CAD Tools offered for CP20K Designs**

Vendor EDA	Synthesis	Schematic	Simulation	Timing Analysis	Fault Analysis
Mentor	_	A Design Architect	A Quicksim II	A Quickpath	P Quickfault/Quickgrade
Viewlogic	P VHDL Designer II	A Viewdraw	A Viewsim/SD		<del>-</del>
Synopsys	A Design Compiler	-	P VHDL System Simulator	Α	-
Verilog	~	-	A Verilog-XL	P Veritime	P Verifault

A = Available; P = Planned; "--" = Not Planned or Unavailable



Figure 9. MPGA/FPGA Design Flow



Note 1: The CMOS-X and CP20K CAD tools supported include Mentor™, Viewlogic™, Synopsys™, and Verilog™.

Note 2: The Retargeter requires the FPGA Conversion Kit and Synposys.

The functions of the CDS consist of the following:

Logic design mapping from an EDA tool into a CP20K **FPGA** layout

Package selection and pin assignment

Generation of delay for back-annotation to an EDA simulator

Generation of antifuse maps

Translation of test vectors for the Programmer

Communication with the Programmer during programming and testing of chips

The Crosspoint FPGA programmer/tester (figure 10) is used to convert the antifuse map from a completed place and route into a JTAG bitstream, clock and data into a CP20K packaged part, and program each required antifuse map. At the end of programming, users can verify the part by applying test vectors.



#### **Programmer/Tester Features**

Workstation communications: via SCSI interface and IEEE 1149.1 interface to the device to be programmed

2-line by 20-character LCD: for soft setup and local status during programming and testing


Pre-program testing: fuses open and I/O functionality test to ensure that the part has not been previously

programmed, or damaged from improper handling including ESD, and all connections for programming are present

Post-program synchronous functional testing: slow-speed synchronous test that checks functionality of device only, not speed or timing parameters, done through the IEEE 1149.1 interface using INTEST mode

Socket modules: to accommodate all package types

Figure 10. Programmer/Tester



# **CP20K FPGAs**



## **Block Library List**

The CP20K family of FPGAs offer a variety of blocks, including logic gates, arithmetic functions, latches, flip-flops and RAM. Most of the functions of these blocks are compatible with CMOS-6 MPGAs.

#### **Block List**

CP20K	CMOS-6		
Block	Block	Description	l <sub>or</sub> (mA)
Name	Name		OL · ·

Name	Name		
		Interface Blocks	
Input Buffe	ers		
BFIC	FI01	CMOS Input Buffer	
BFIT	FI02	TTL Input Buffer	
BFICS	FIS1	CMOS Schmitt Input Buffer	
BFITS	FIS2	TTL Schmitt Input Buffer	
BFICU	FIW1	CMOS Pull-up Input Buffer	
BFITU	FIW2	TTL Pull-up Input Buffer	
Output Bu	ffers		
BFO4	FO01	Output Buffer	4
BFO4R	FO01	Slew Output Buffer	4
BFO8	FO01	Output Buffer	8
BFO8R	FO01	Slew Output Buffer	8
BFO12	FO02	Output Buffer	12
BFO12R	FO02	Slew Output Buffer	12
BFT4	B00E	Tri-state Output Buffer	4
BFT4R	B00E	Tri-state Slew Output Buffer	4
BFT8	B008	Output Buffer	8
BFT8R	B008	Slew Output Buffer	8
BFD12	B007	Tri-state Output Buffer Tri-state Slew Output Buffer	12
BFD12R	B007		12
BFD4	EXT1	Open Drain Output Buffer	4
BFD4R	EXT1	Open Drain Slew Output Buffer	4
BFD8	EXT1	Open Drain Output Buffer	8
BFD8R	EXT1	Open Drain Slew Output Buffer	8
BFD12	EXT9	Open Drain Output Buffer	12
BFD12R	EXT9	Open Drain Slew Output Buffer	12

CP20K	CMOS-6		
Block	Block	Description	l <sub>ot</sub> (mA)
Name	Name	·	UL .

#### Interface Blocks (cont)

Bi-directional	I/O Buffers
----------------	-------------

BFB4C	B00C	CMOS Bidirect Buffer	4						
BFB4CR	B00C	CMOS Slew Bidirect Buffer	4						
BFB4T	B00D	TTL Bidirect Buffer	4						
BFB4TR	B00D	TTL Slew Bidirect Buffer	4						
BFB8C	B003	CMOS Bidirect Buffer	8						
BFB8CR	B003	CMOS Slew Bidirect Buffer	8						
BFB8T	B004	TTL Bidirect Buffer	8						
BFB8TR	B004	TTL Slew Bidirect Buffer	8						
BFB12C	B001	CMOS Bidirect Buffer	12						
BFB12CR	B001	CMOS Slew Bidirect Buffer	12						
BFB12T	B002	TTL Bidirect Buffer	12						
BFB12TR	B002	TTL Slew Bidirect Buffer	12						
BFB4CU	B0UC	CMOS Pull-up Bidirect Buffer	4						
BFB4CRU	B0UC	CMOS Slew Pull-up Bidirect Buffer	4						
BFB4TU	B0UD	TTL Pull-up Bidirect Buffer	4						
BFB4TRU	BOUD	TTL Slew Pull-up Bidirect Buffer	4						
BFB8CU	B0U3	CMOS Pull-up Bidirect Buffer	8						
BFB8CRU	B0U3	CMOS Slew Pull-up Bidirect Buffer	8						
BFB8TU	B0U4	TTL Pull-up Bidirect Buffer	8						
BFB8TRU	B0U4	TTL Slew Pull-up Bidirect Buffer	8						
BFB12CU	B0U1	CMOS Pull-up Bidirect Buffer	12						
BFB12CRU	B0U1	CMOS Slew Pull-up Bidirect Buffer	12						
BFB12TU	B0U2	TTL Pull-up Bidirect Buffer	12						
BFB12TRU	B0U2	TTL Slew Pull-up Bidirect Buffer	12						
Clock Buffe	rs								
BFCKGB	FIB1	Clock Driver: pad input, 2-port outputs	6						
BFCKG1	FIB1	Clock Driver: pad input, inverting output							
BFCKGN	FIB1	Clock Driver: pad input, non-inverting	output						
CKGB	FIB1	Clock Driver: internal input, 2-port out							
CKGI	FIB1	Clock Driver: internal input, inverting of	output						
CKGN	FIB1	Clock Driver: internal input, non-invert	ting output						



CP20K		CP2		CP20K		CI	P20K
Block Name	Description	Gates	TPTs, RLTs	Block Name	Description	Gate	s TPT: RLT:
	Function Blocks				Function Blocks		
nverters				AND-NOR	Gates		
N1	Inverter: 1X drive	1	2, 0	AO21	2-input AND into 2-input NOR	2	5, 0
N1N	Inverter	1	4, 0	AO211	2-input AND into 3-input NOR	2	5, 0
N1P	Inverter: 1X pull-down, 2X pull-up drive	1	4, 0	AO2111	2-input AND into 4-input NOR	2	7, 0
N1R	Inverter: using RLT	1	0, 1	AO22	Two 2-input ANDs into 2-input NOR	2	6, 0
V2	Inverter: 2X drive	1	4, 0	AO221	Two 2-input ANDs into 3-input NOR	2	8, 0
N2P	Inverter: 2X pull-down, 3X pull-up drive	2	4, 0	AO2211	Two 2-input ANDs into 4-input NOR		9, 0
N2PP	Inverter: 2X pull-down, 4X pull-up drive	2	6, 0	AO222 AO31	Three 2-input ANDs into 3-input NOR 3-input ANDs into 2-input NOR		14, 0 6, 0
Buffers				AO311	3-input AND into 3-input NOR		
311	Internal buffer: 2-polar outputs	1	3, 0	AO311	3-input AND into 3-input NOR		6, 0 8, 0
NI1	Non-inverting buffer: 1X drive	1	3, 0	AO32	3-input AND, 2-input AND into 2-input NOF		7, 0
NI1R	Non-inverting buffer: using RLT	1	0, 1	AO321	3-input AND, 2-input AND into 3-input NOF		9, 0
112	Non-inverting buffer: 2X drive	1	4, 0	AO3211	3-input AND, 2-input AND into 4-input NOF		9, 0
IOR Gates				AO33	Two 3-input ANDs into 2-input NOR	5	8, 0
IR2	2-input NOR	1	3. 0	AO41	4-input AND into 2-input NOR	4	7, 0
IR3	3-input NOR	2	4, 0	AO42	4-input AND, 2-input AND into 4-input NOF	6	9, 0
IR4	4-input NOR	2	6, 0	MJ23	Majority of 2-of-3 Inverting "Voter"	3	6, 0
1R5	5-input NOR	4	10, 0	OR-NAND	Gatas		
IR6	6-input NOR	5	11, 0	ON-NAME (	dates		
IR8	8-input NOR	6	17, 0	OA21	2-input OR into 2-input NAND	2	5, 0
				OA211	2-input OR into 3-input NAND		5, 0
R Gates				OA22 OA222	Two 2-input ORs into 2-input NAND		7, 0
R2	2-input OR	2	5, 0		Three 2-input ORs into 3-input NAND		14, 0
R2H	High-drive 2-input OR	2	6, 0	OA2222	Four 2-input ORs into 4-input NAND	7	20, 0
R2R R3	2-input OR using RLT 3-input OR	2 2	0, 1 5, 0	Exclusive-0	OR Functions		
	·			XN2	2-input XNOR	4	2, 1
R3H	High drive 3-input OR	3	6, 0	XN2A	2-input OR, 2-input NAND into 2-input NAN	ID 3	7, 0
DR4 DR5	4-input OR 5-input OR	3 5	8, 0 9, 0	XN2T	2-input XNOR using TPTs	3	6, 0
DR6	6-input OR	6	10, 0	XN3	3-input XNOR	7	2, 0
R8	8-input OR	5		XO2	2-input XOR	3	0, 1
no	8-iiiput On	J	15, 0	XO2A	2-input AND, 2-input NOR into 2-input NOF		7, 0
IAND Gates	S			XO2T XO3	2-input XOR using TPTs 3-input XOR		6, 0 0, 2
ND2	2-input NAND	1	3, 0		•		
ND2R	2-input NAND using RLT	1	0, 1	XO3T	3-input XOR using TPTs	6	12, 0
ID3	3-input NAND	2	4, 0	Parity Gene	erators		
D4	4-input NAND	2	5, 0	CLS180*	8-bit odd/even parity generator/checker	26	_
ID5	5-input NAND	4	10, 0	CLS280*	9-bit odd/even parity generator/checker	37	_
D5L	Minimum-area 5-input NAND	3	6, 0	Adders			
D6	6-input NAND	5	11, 0		41260 11		
D8	8-input NAND	6	15, 0	FA1	1-bit full-adder	Gates  2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2, 3
ND Gates				HA1 CLS82*	1-bit half-adder 2-bit full-adder		5, 1 -
	2 input AND	0	F 0	CLS62 CLS181*	Arithmetic logic unit/function generator		_
N2 N2H	2-input AND High drive 2-input AND	2 2	5, 0 6, 0	CLS182*			
.N2H .N2I	2-input AND with 1 inverted input	2	6, 0 0, 1	CLS 182* CLS 183*	Look-ahead carry generator Dual carry save full-adders		_
.N3	3-input AND	2	5, 0	CLS283*	4-bit binary full-adder with fast carry		_
N3H	High drive 3-input AND	3	6, 0		•		
N4	4-input AND	3	7, 0	Miscellane			
	High drive 4-input AND	3	8, 0	MX8x9*	1 of 8-9 bit wide multiplexer bus		92, 45
N4H	5-input AND	4	9, 0	MX8x18* MX16x9*	1 of 8-18 bit wide multiplexer bus		160, 90
				RYDIVIN	·		
.N5	High drive 5-input AND	4	8, 0	MX16y18*	1 of 16-18 bit wide multiplever bus	173	326 15
.N5 .N5H	High drive 5-input AND Minimum-area 5-input AND	4 3	8, 0 7, 0	MX16x18*	1 of 16-18 bit wide multiplexer bus	//3	326, 152
.N4H .N5 .N5H .N5L .N6 .N8					,		326, 152

# **CP20K FPGAs**



CP20K Block Name	Description	CP2 Gates	20K TPTs, RLTs	CP20K Block Name	Description	CP2 Gates	20K TPTs RLTs
	Function Blocks				Function Blocks		
Tri-State B				Flip-Flops			
		4	0.0	FDP1B		7	15 0
IT1 IZ1	Inverting tri-state buffer: 1X drive Inverting tri-state bus receiver	1 2	3, 0 9, 0	FDP1B	Positive triggered DFF: set, clear Positive triggered DFF: set, clear,	7 9	15, 2 15, 2
NT1	Non-inverting tri-state buffer: 1X drive	1	3, 0	1 61 166	2-polar outputs	9	10, 2
NZ1	Non-inverting tri-state bus receiver	1	9, 0	FDP1BL	Positive triggered DFF: set, clear, scan MUX	( 12	17, 2
Decoders/	Encoders			FDP1C	Positive triggered DFF: clear,	9	7, 2
DE12*	1 to 2 decoder	4	_	FDP1CB	Positive triggered DFF: clear, 2-polar output	s 6	8, 2
DE24*	2-bit decoder	8	_	FDP1CL	Positive triggered DFF: clear, scan MUX	14	9, 3
DE24G*	2-bit decoder, with enable	11	_	FDP1N	Positive triggered DFF	6	3, 2
DE38G*	3-bit decoder, with enable	18	-	FDP1NB	Positive triggered DFF: 2-polar outputs	7	3, 2
CLS137*	3-to-8 decoder/demultiplexer with	36	_	FDP1NL	Positive triggered DFF: scan MUX	11	5, 3
	address latches			FDP1S	Positive triggered DFF: set	8	10, 2
CLS138*	3-to-8 decoder/demultiplexer	22	_	FDP1SB FDP1SL	Positive triggered DFF: set, 2-polar outputs Positive triggered DFF: set, scan MUX	8 13	9, 2 12, 3
CLS139* CLS154*	Dual 2-to-4 decoder/demultiplexer 4-to-6 decoder/demultiplexer	22 87	_				
	'			FJP1B FJPIBB	Positive triggered JK-FF: set, clear Positive triggered JK-FF: set, clear,	11 12	15, 3 17, 3
CLS155* CLS148*	Dual 2-to-4 decoder/demultiplexer 8-to-3 priority encoder	21 44	_	1 of 100	2-polar outputs	12	17, 3
CLS147*	10-to-4 priority encoder	41	_	FJP1BL	Positive triggered JK-FF: set, clear, scan MU	JX 16	17, 4
Multiplexe	•			FJP1C	Positive triggered JK-FF: clear,	13	7, 3
•			0.4	FJP1CB	Positive triggered JK-FF: clear,	14	9, 3
MX21 MX21N	2 to 1 MUX, non-inverting 2 to 1 MUX, inverting	4 3	2, 1		2-polar outputs		
MX21NT	2 to 1 MUX, inverting 2 to 1 MUX, inverting using TPTs	3	2, 1 6, 0	FJP1CL	Positive triggered JK-FF: clear, scan MUX	18	9, 4
MX21T	2 to 1 MUX, non-inverting using TPTs	4	7, 1	FJP1N	Positive triggered JK-FF	10	3, 3
MX21X	2 to 1 MUX, inverting input D1	4	0, 1	FJP1NB	Positive triggered JK-FF: 2-polar outputs	11	5, 3
MX21XT	2 to 1 MUX, inverting input D1 using TPTs		8, 0	FJP1NL	Positive triggered JK-FF: scan MUX	15	5, 4
MX31	3 to 1 MUX, non-inverting	8	4, 1	FJP1S FJP1SB	Positive triggered JK-FF: set Positive triggered JK-FF: set, 2-polar output:	12 s 13	10, 3 12, 3
MX31N	3 to 1 MUX, inverting	7	2, 2	FJP1SL	Positive triggered JK-FF: set, scan MUX	17	12, 4
MX31X	3 to 1 MUX, inverting inputs D1 and D2	6	0, 2	FTP1C	Positive triggered toggle-FF: clear	8	8, 2
MX41	4 to 1 MUX, non-inverting	14	4, 3	FDP1S	Positive triggered toggle-FF: set	8	9, 2
MX41T	4 to 1 MUX, non-inverting using TPTs	6	16, 0	FDP4*	4-bit DFF	28	
MX51	5 to 1 MUX, non-inverting	19	6, 4	FDPC4*	4-bit DFF: clear	33	_
MX81	8 to 1 MUX, non-inverting	32	8, 7	Shift Reg	isters		
CLS97* CLS150*	MUX: synchronous 6-bit binary rate Selector/MUX: 16-bit data	136 98	_	LFR2*	2-bit shift register	10	
CLS150*	Selector/MUX: 1-of-8 data, strobe	51	_	LFRC2*	2-bit shift register: CLR	12	_
CLS152*	Selector/MUX: 1-of-8 data			LFRB2*	2-bit shift register: CLR, SET	14	-
CLS152*	Selector/MUX: quadruple 2-of-1 data,	24 15	_	LFRC4*	4-bit shift register: CLR	23	-
020.0.	non-inverted out	10		CLS91*	8-bit shift register	41	
CLS158*	Selector/MUX: quadruple 2-of-1 data,	11	_	CLS94*	4-bit shift register	49	
01 00001	inverted out			CLS95*	4-bit shift register	35	_
CLS298*	MUX: quadruple 2-input, storage	34	_	CLS96*	5-bit shift register: dual parallel-in, parallel-o		_
Latches				CLS164* CLS165*	8-bit shift register: parallel-out 8-bit shift register: parallel-load	53 84	-
LDNB	D-Latch: clear, set, gate active low	5	9, 1	CLS165*	8-bit shift register: parallel-load	76	_
LDNC	D-Latch: clear, gate active low	4	5, 1	CLS194*	4-bit shift register: bidirectional universal	63	_
LDNN	D-Latch: gate active low	3	2, 1	CLS195*	4-bit shift register: parallel access	41	_
LDNS	D-Latch: set, gate active low	4	6, 1	CLS198*	8-bit shift register: parallel-in, parallel-out	95	_
LDPB LDPC	D-Latch: clear, set, gate active high	5	7, 1		bidirectional		
LDPC	D-Latch: clear, gate active high D-Latch: gate active high	4 3	7, 1 2, 1	CLS199*	8-bit shift register: parallel-in, parallel-out,	79	-
LDPS	D-Latch: set, gate active high	4	6, 1		JK input		
LSNN	SR-Latch: set, and reset are asserted low	4	0, 2				
LDP4*	4-bit D-Latch	20	~, <del>_</del>				
LDPC4*	4-bit D-Latch: CLR	26	_				
CL S259*	8-hit addressable latch	87					

Note: \* Macrofunction library: contact NEC for availability; CLS prefix indicates compatibility with TTL74 series functions

CLS259\*

8-bit addressable latch

**NEC** 

# **CP20K FPGAs**

CP20K		CP2	0K	CP20K	<del></del>		CP20K
Block	Description	Gates	TPTs,	Block	Description	Gates	TPTs
Name			RLTs	Name			RLTs
	Function Blocks				Memory Blocks		
Counters				RAM Blocks	s (Fixed-Place)		
CLS90*	Counter: decade	39	_	RAM8x4*	8 word by 4 bits	186	100, 36
CLS92*	Counter: divide-by-12	32	_	RAM16x4*	16 word by 4 bits	332	110, 72
CLS93*	Counter: 4-bit binary	32	_	RAM32x4*	32 word by 4 bits	631	130, 144
CLS98*	4-bit data selector/storage register	34	_	RAM64x4*	64 word by 4 bits	1232	204, 288
CLS99*	4-bit right-shift left-shift register	42	_	RAM8x8*	8 word by 8 bits	334	108, 72
CLS160*	Counter: synchronous decade	75	_	RAM16x8*	16 word by 8 bits	624	122, 144
CLS161*	Counter: synchronous 4-bit binary	76	_	RAM32x8*	32 word by 8 bits	1215	150, 288
CLS162*	Counter: fully synchronous decade	72	_	RAM64x8*	64 word by 8 bits	2408	264, 576
CLS163*	Counter: fully synchronous 4-bit binary	74	_	RAM8x9*	8 word by 9 bits	371	110, 81
CLS168*	Counter: synchronous decade up/down	87	_	RAM16x9*	16 word by 9 bits	697	125, 162
CLS169*	Counter: synchronous binary up/down	77	_	RAM32x9*	32 word by 9 bits	1361	155, 324
CLS176*	Counter: presettable decade	65	-	RAM8x16*	8 word by 16 bits	630	124, 144
CLS177*	Counter: presettable 4-bit binary	57	_		•	1208	146, 288
CLS190*	Counter: synchronous up/down decade,	92	_	RAM32x16*		2383	190, 576
	single clock			RAM8x32*	8 word by 32 bits	1222	156, 288
CLS191*	Counter: synchronous up/down 4-bit,	87	-		16 word by 32 bits	2376	194, 576
	single clock			HAWTOXOZ	TO WORD BY 32 Bits	2570	194, 370
CLS192*	Counter: synchronous up/down decade,	82					
	dual clock						
CLS193*	Counter: synchronous up/down 4-bit,	78	_				
	dual clock						
CLS290*	Counter: decade	40	-				
CLS293*	Counter: 4-bit binary	32	_				
CLS390*	Counter: dual decade	66					
CLS393*	Counter: dual 4-bit binary	58	_				
CLS490*	Counter: dual 4-bit decade	76	_				
CLS668*	Counter: synchronous up/down decade	89	_				
CLS669*	Counter: synchronous up/down 4-bit binary	78	_				
Compara	tors						
CMP4*	4-bit equality comparator	12	_				
CMP85*	4-bit magnitude comparator	70					