



8M BYTE (2x1M x32) FLASH (5V Supply; 12V Program) SIM M M O D U L E

PRELIMINARY*

FEATURES

- Access Time of 120ns
- Packaging:
 - 80 pin SIMM
- TTL compatible inputs and outputs
- 5V V_{CC} and 12V V_{PP}
- RESET control options:
 - RESET tied to V_{CC}
 - RESET tied to pin 7 for system control of reset
 - RESET tied to power supervisor circuit
- JEDEC standard
- Gold edge connectors
- Flash Memory Components:
 - WPF29041-120G1XI with Intel Part Number E28F008SA
 - WPF29041-120G1XS with Sharp Part Number LH28F008SAT

GENERAL DESCRIPTION

The White Microelectronics WPF29081-120G1XX is a 2 x 1M x 32 bits 80-pin Flash Single In-line Memory Module (SIMM). The WPF29081-120G1XX consists of eight 1M x 8 bits CMOS Flash memory in 40-pin TSOP-I packages mounted on an 80-pin glass epoxy substrate. Decoupling capacitors of 0.1µF are mounted for the Flash memory.

The WPF29081-120G1XX has gold edge connectors and is intended for mounting into 80-pin gold edge connector sockets. The WPF29081-120G1XX uses the standard programming algorithms for Intel or Sharp 28F008SA Flash memory components.

* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

PIN CONFIGURATION

Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	28	DQ ₃₁	55	DQ ₁₅
2	V _{CC}	29	WE ₂	56	DQ ₁₄
3	V _{PP}	30	NC	57	DQ ₁₃
4	OE	31	NC	58	DQ ₁₂
5	WE ₀	32	NC	59	DQ ₁₁
6	WE ₁	33	A ₁₉	60	DQ ₁₀
7	NC/RESET*	34	A ₁₈	61	DQ ₉
8	DQ ₁₆	35	A ₁₇	62	DQ ₈
9	DQ ₁₇	36	A ₁₆	63	DQ ₇
10	DQ ₁₈	37	A ₁₅	64	DQ ₆
11	DQ ₁₉	38	A ₁₄	65	DQ ₅
12	DQ ₂₀	39	A ₁₃	66	DQ ₄
13	DQ ₂₁	40	A ₁₂	67	DQ ₃
14	DQ ₂₂	41	A ₁₁	68	DQ ₂
15	DQ ₂₃	42	A ₁₀	69	DQ ₁
16	DQ ₂₄	43	A ₉	70	DQ ₀
17	DQ ₂₅	44	A ₈	71	V _{PP}
18	DQ ₂₆	45	A ₇	72	V _{CC}
19	DQ ₂₇	46	A ₆	73	PD ₁
20	DQ ₂₈	47	A ₅	74	PD ₂
21	NC	48	A ₄	75	PD ₃
22	NC	49	A ₃	76	PD ₄
23	OE ₁	50	A ₂	77	PD ₅
24	OE ₀	51	A ₁	78	PD ₆
25	V _{SS}	52	A ₀	79	PD ₇
26	DQ ₂₉	53	WE ₃	80	V _{SS}
27	DQ ₃₀	54	V _{SS}		


Pin Functions

Pin Symbol	Pin Function
A ₀ -A ₁₉	Address Inputs
DQ ₀ -DQ ₃₁	Data In/Out
OE ₀ , CE ₁	Chip Enable
WE ₀ -WE ₃	Write Enable
OE	Output Enable
PD ₁ -PD ₇	Presence Detect
V _{CC}	Power (+5V)
V _{PP}	Programming Voltage (+12V)
V _{SS}	Ground
NC	No Connection

Presence Detect Pins*

Pin Name	Signal
PD ₁	V _{SS}
PD ₂	V _{SS}
PD ₃	NC
PD ₄	V _{SS}
PD ₅	V _{SS}
PD ₆	NC
PD ₇	V _{SS}


* Pin Connection Changing Available



* Pin 7 = NC for RESET option V and P, and tied to component RESET for option "R".



FUNCTIONAL BLOCK DIAGRAM



Notes:

1. $\overline{RP}$ of the flash memory components is connected as shown in the $\overline{RESET}$ options in ordering information.
2. $RD/\overline{BY}$ of the flash memory components is not connected.

**ABSOLUTE MAXIMUM RATINGS¹**

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V_{SS} except V_{CC} and V_{PP} ²	V_{IN} , V_{OUT}	-2.0 to +7.0	V
Voltage on V_{CC} Relative to V_{SS} ²	V_{CC}	-2.0 to +7.0	V
Voltage on V_{PP} Relative to V_{SS} ^{2, 3}	V_{PP}	-2.0 to +14.0	V
Storage Temperature	T_{stg}	-65 to +125	°C
Short Circuit Output Current ⁴	I_{OS}	100	mA

1. Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Minimum DC voltage on input or I/O pins is -0.5 V is -0.2V. During voltage transitions, this level may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{CC}+0.5$ V. During voltage transitions, input and I/O pins may overshoot to $V_{CC}+2.0$ V for periods up to 20 ns.
3. Maximum DC voltage on V_{PP} may overshoot to +14.0V for periods <20ns.
4. No more than one output shorted to ground at a time. Duration of the short circuit should not be greater than one second.

CAPACITANCE ($T_A=25$ °C; $V_{CC}=5.0V\pm0.5V$; $f=1MHz$)

Item	Symbol	Typ	Units
A_0 - A_{19} , $\overline{OE}$ Input Capacitance ($V_{IN}=0$)	C_{IN1}	63	pF
$\overline{WE}_0$ - $\overline{WE}_3$ Input Capacitance ($V_{IN}=0$)	C_{IN2}	27	pF
$\overline{CE}_0$, $\overline{CE}_1$ Input Capacitance ($V_{IN}=0$)	C_{IN3}	39	pF
DQ_0 - DQ_{31} Input Capacitance ($V_{IN}=0$)	C_{IN4}	27	pF
DQ_0 - DQ_{31} Output Capacitance ($V_{OUT}=0$)	C_{OUT}	31	pF

**DC CHARACTERISTICS** ($V_{CC}=5.0V\pm0.5V$; $T_A=0^{\circ}C$ to $+70^{\circ}C$)

Parameter	Symbol	Min	Typ	Max	Units	Notes
Input Load Current ($V_{IN}=V_{SS}$ or V_{CC} , $V_{CC}=V_{CCMax}$)	I_{LI}			8	μA	1
Output Leakage Current ($V_{OUT}=V_{SS}$ to V_{CC} , $V_{CC}=V_{CCMax}$)	I_{LO}			20	μA	1
V_{CC} Standby Current ($V_{CC}=V_{CCMax}$, $\overline{CE}=V_{CC}\pm0.2V$) ($V_{CC}=V_{CCMax}$, $\overline{CE}=V_{IH}$)	I_{CCS}		240 8	800 16	μA mA	1,5
V_{CC} Read Current ($\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$, $f=8MHz$, $I_{OUT}=0mA$, CMOS inputs)	I_{CCR1}		80	140	mA	1,4,5
V_{CC} Read Current ($\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$, $f=8MHz$, $I_{OUT}=0mA$, TTL inputs)	I_{CCR2}		104	208	mA	1,4,5
V_{CC} Write Current (Word Write in Progress)	I_{CCW}		44	128	mA	1
V_{CC} Block Erase Current (Block Erase in Progress)	I_{CCE}		44	128	mA	1
V_{CC} Erase Suspend Current (Block Erase Suspended, $\overline{CE}=V_{IH}$)	I_{CCES}		24	48	mA	1,2
V_{PP} Standby/Read Current ($V_{PP}\leq V_{CC}$) ($V_{PP}>V_{CC}$)	I_{PPS} I_{PPR}		8	120 1600	μA	1
V_{PP} Write Current (Word Write in Progress, $V_{PP}=V_{PPH}$)	I_{PPW}		40	120	mA	1
V_{PP} Block Erase Current (Block Erase in Progress, $V_{PP}=V_{PPH}$)	I_{PPE}		40	120	mA	1
V_{PP} Erase Suspend Current (Block Erase Suspended)	I_{PPES}		274	860	μA	1,2
Input Low Voltage	V_{IL}	-0.5		0.8	V	
Input High Voltage	V_{IH}	2.0		$V_{CC}+0.5$	V	
Output Low Voltage ($I_{OL}=5.8$ mA, $V_{CC}=V_{CCMin}$)	V_{OL}			0.45	V	
Output High Voltage ($I_{OH}=-2.5$ mA, $V_{CC}=V_{CCMin}$) ($I_{OH}=-100\mu A$, $V_{CC}=V_{CCMin}$)	V_{OH1} V_{OH2}	0.85 V_{CC} $V_{CC}-0.4$			V V	
V_{PP} Write/Erase Lock Voltage	V_{PPLK}	0.0		6.5	V	
V_{PP} during Write/Erase Operations	V_{PPH}	11.4	12.0	12.6	V	
V_{CC} Write/Erase Lock Voltage	V_{LKO}	2.0			V	


- All currents are in RMS unless otherwise noted. Typical values at $V_{CC}=5.0V$, $V_{PP}=12.0V$, $T=25^{\circ}C$.
- I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR} .
- BlockErases, Word Writes and Lock Block operations are inhibited when $V_{PP}\leq V_{PPLK}$ and not guaranteed in the ranges between $V_{PPLK(max)}$ and $V_{PPH(min)}$, and above $V_{PPH(max)}$.
- Automatic Power Saving (APS) reduces I_{CCR} to 1mA typical in Static operation.
- CMOS inputs are either $V_{CC}\pm0.2V$ or $V_{SS}\pm0.2V$. TTL inputs are either V_{IL} or V_{IH} .




AC CHARACTERISTICS

AC Test Conditions

AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a Logic "1" and V_{OL} (0.45 V_{TTL}) for a logic "0." Input timing begins at V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Output timing ends at V_{IH} and V_{IL} . Input rise and fall times (10% to 90%) <10ns. Refer to the Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit figures below.



Transient Input/Output Reference Waveform



Transient Equivalent Testing Load Circuit

Read Only Operations¹ ($V_{CC}=5V\pm10\%$; $T_A=0^{\circ}C$ to $70^{\circ}C$)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Read cycle time	t_{AVAV}	120			ns	
Address to output delay	t_{AVQV}			120	ns	
$\overline{CE}$ to output delay	t_{ELQV}			120	ns	2
$\overline{RST}$ to output delay	t_{PHQV}			400	ns	
$\overline{OE}$ to output delay	t_{GLQV}			50	ns	2
$\overline{CE}$ to output in low Z	t_{ELQX}	0			ns	
$\overline{CE}$ to output high Z	t_{EHQZ}			55	ns	
$\overline{OE}$ to output in low Z	t_{GLQX}	0			ns	
$\overline{OE}$ to output high Z	t_{GHQZ}			30	ns	
Output hold from address, $\overline{CE}$ or $\overline{OE}$ change, whichever occurs first	t_{OH}	0			ns	

1. See AC input/output reference waveforms for timing measurements.
2. $\overline{OE}$ may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of $\overline{CE}$, without impacting t_{ELQV} .

**AC CHARACTERISTICS** (continued) **$\overline{WE}$ -Controlled Command Write Operations¹**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Write cycle time	t_{AVAV}	120			ns	
V_{PP} setup to $\overline{WE}$ going high	t_{VPWH}	100			ns	
$\overline{CE}$ setup to $\overline{WE}$ going low	t_{ELWL}	10			ns	
Address setup to $\overline{WE}$ going high	t_{AVWH}	40			ns	2
Data setup to $\overline{WE}$ going high	t_{DVWH}	40			ns	2
$\overline{WE}$ pulse width	t_{WLWH}	40			ns	
Data hold rom $\overline{WE}$ high	t_{WHDX}	5			ns	
Address hold from $\overline{WE}$ high	t_{WHAX}	5			ns	
$\overline{CE}$ hold from $\overline{WE}$ high	t_{WHEH}	10			ns	
$\overline{WE}$ pulse width high	t_{WHWL}	30			ns	
Read recovery before Write	t_{GHWL}	0			ns	
Write recovery before Read	t_{WHGL}	0			ns	
V_{PP} hold from valid Status Register (CSR, GSR, BSR) data	t_{QVVL}	0			μs	
Duration of Byte Write operation	t_{WHQV1}	6			μs	
Duration of Block Erase operation	t_{WHQV2}	0.3			s	

1. Read timings during write and erase are the same as for normal read.
2. Address and data are latched on the rising edge of $\overline{WE}$ for all Command Write operations.

 $\overline{CE}$ -Controlled Command Write Operations (See note 1)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Write cycle time	t_{AVAV}	120			ns	
V_{PP} setup to $\overline{CE}$ going high	t_{VPEH}	100			ns	
$\overline{WE}$ setup to $\overline{CE}$ going low	t_{WLEL}	0			ns	
Address setup to $\overline{CE}$ going high	t_{AVEH}	40			ns	2
Data setup to $\overline{CE}$ going high	t_{DVEH}	40			ns	2
$\overline{CE}$ pulse width	t_{ELEH}	50			ns	
Data hold from $\overline{CE}$ high	t_{EHDX}	5			ns	
Address hold from $\overline{CE}$ high	t_{EHAX}	5			ns	
$\overline{WE}$ hold from $\overline{CE}$ high	t_{EHWH}	0			ns	
$\overline{CE}$ pulse width high	t_{EHEL}	25			ns	
Write recovery before Read	t_{EHGL}	0			ns	
V_{PP} hold from valid Status Register (CSR, GSR, BSR) data	t_{QVVL}	0			μs	
Duration of Byte Write operation	t_{EHQV1}	6			μs	
Duration of Block Erase operation	t_{EHQV2}	0.3			s	

1. Read timings during write and erase are the same as for normal read.
2. Address and data are latched on the rising edge of $\overline{WE}$ for all Command Write operations.


**ERASE AND BYTE WRITE PERFORMANCE¹**

Parameter	Typ	Max	Unit	Notes
Block erase time	1.6	10	s	2
Block write time	0.6	2.1	s	2
Byte write time	8		μs	

1. 25°C, and nominal voltages.
2. Excludes system-level overhead.

PACKAGE DIMENSIONS

Units: Inches

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED

**ORDERING INFORMATION****W P F 29 081 - 120 G 1 X X****FLASH MANUFACTURER:**

I = Intel
S = Sharp

RESET:

V = RESET tied to V_{cc}
R = RESET tied to pin 7 for system control of reset
P = RESET tied to power supervisor circuit on-board active reset control

V_{PP} PROGRAMMING VOLTAGE

1 = 5V/12V

LEAD FINISH:

G = Gold Edge Connectors

ACCESS TIME (ns)**ORGANIZATION, 2 x 1M x 32****MECHANICAL OPTIONS**

29 = 80 pin SIMM with TSOP Components

Flash PROM**Plastic Module****WHITE MICROELECTRONICS**