# 8-bit Microcontroller cmos

# F<sup>2</sup>MC-8L MB89530 Series

# MB89537/537C/538/538C/F538L/P538 MB89PV530

#### **■ DESCRIPTION**

The MB89530 series is a one-chip microcontroller featuring the F<sup>2</sup>MC-8L core supporting low-voltage and high-speed operation. Built-in peripheral functions include timers, serial interface, A/D converter, and external interrupt. This product is an ideal general-purpose one-chip microcontroller for a wide variety of applications from household to industrial equipment, as well as use in portable devices.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- · Wide range of package options
  - QFP package (1.00 mm pitch)
  - Two types of LQFP packages (0.50 mm pitch, 0.65 mm pitch)
  - SH-DIP package
  - BCC package (0.50 mm pitch)
- · Low voltage, high-speed operating capability
  - Minimum instruction execution time 0.32 µs (at base oscillator 12.5 MHz)
- F2MC-8L CPU Core
  - Instruction set optimized for controller operation
  - Multiplication/division instructions
  - 16-bit calculation
  - Branching instructions with bit testing
  - Bit operation instructions, etc.



#### (Continued)

- Five timer systems
  - 8-bit PWM timer with 2 channels (usable as either interval timer of PWM timer)
  - Pulse width count timer (supports continuous measurement or remote control receiving applications)
  - 16-bit timer counter
  - 21-bit time base timer
  - Watch prescaler (17-bit)
- UART
  - Synchronous or asynchronous operation, switchable
- 2 serial interfaces (serial I/O)
  - Selection of transfer direction (specify MSB first or LSB first) for communication with a variety of devices
- 10-bit A/D converter (8 channels)
  - External clock input for startup support (except for MB89F538L)
  - Time base timer output for startup support
- Pulse generators (PPG) with 2-program capability
  - 6-bit PPG with selection of pulse width and pulse period
  - 12-bit PPG (2 channels) with selection of pulse width and pulse period
- I2C\* interface circuits
- External interrupt 1 (single-clock: 4 channels, dual-clock: 3 channels)
  - 4 or 3 independent inputs, release enabled from standby mode (includes edge detection function)
- External interrupt 2 (except for MB89F538L: 8 channels, MB89F538L: 7 channels)
  - 8 or 7 independent inputs, release enabled form standby mode (includes level edge detection function)
- Standby modes (low power consumption modes)
  - Stop mode (oscillator stops, virtually no power consumed)
  - Sleep mode (CPU stops, power consumption reduced to one-third)
  - Sub clock mode
  - Watch mode
- · Watchdog timer reset
- I/O ports
  - Maximum port single-clock : except for MB89F538L : 53

MB89F538L : 52

dual-clock : except for MB89F538L : 51 MB89F538L : 50

- 38 general-purpose I/O ports (CMOS) (MB89F538L: 37)
- 2 general-purpose I/O ports (N-ch open drain)
- 8 general-purpose output ports (N-ch open drain)
- General-purpose input ports (CMOS) single-clock system product : 5

dual-clock system product : 3

\* : Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

### **■ PRODUCT LINEUP**

	Part number	MB89537/537C	MB89538/538C	MB89F538L	MB89P538	MB89PV530			
Parameter									
Тур	oe	Mass produce	d (Mask ROM) duct	Flash product	One-time programmable product	Evaluation product			
ROM capacity		32 K × 8-bit (built-in ROM)	48 K × 8-bit (built-in ROM)	48 K × 8-bit (built-in Flash memory) (write from general purpose EPROM writer)	48 K × 8-bit (built-in ROM) (write from general purpose EPROM writer)	48 K × 8-bit (external ROM) *2			
RA	M capacity	1 K × 8-bit		2 K × 8	8-bit				
Ор	erating voltage	2.2 V to (MB89537/53	3.6 V*1 8/537C/538C)	2.4 V to 3.6 V*1	2.7 V to	5.5 V			
Basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 bit to 3 bits Data bit length : 1, 8, 16 bits Minimum instruction execution time : 0.32 µs / 12.5 MHz Minimum interrupt processing time : 2.88 µs / 12.5 MHz									
eripheral functions	Ports	Input ports  Output-only ports  I/O ports (N-ch op I/O ports (CMOS) (except for MB89 I/O ports (CMOS) (MB89F538L)  Total (except for I Total (MB89F538	du (N-ch open drain) : 8 d pen drain) : 2 d : 38 0F538L) : 37 MB89F538L) : sir	ngle-clock 5 (4 also lal-clock 3 (3 also lal-clock 3 (3 also lal-clock) (8 also usable as AI (2 also usable as SG (21 have no other formal lal-clock 53, 2systagle-clock 52, 2systagle-clo	usable as external DC input) D2/SDA or SI2/SCL function) function)	interrupts)			
Periphe	Time base timer	21 bits Interrupt periods at main clock oscillation frequency of 12.5MHz (approx. 0.655 ms, 2.621 ms, 20.97 ms, 335.5 ms)							
	Watchdog timer			o 335.6 ms at mail c 1000 ms at sub cloc					
	PWM timer	8-bit interval timer operation (supports square wave output, operating clock period : 1, 8, 16, 64 t <sub>inst</sub> *3) Pulse width measurement with 8-bit resolution (conversion period : 28 t <sub>inst</sub> *3 to 28 × 64 t <sub>inst</sub> *3) 2 channels (can also be used as interval timer, can also be used as ch.1 output and ch.2 count clock)							
Wa	tch prescaler			se frequency of 32. 1.00 s, 2.00 s, 4.00					

#### (Continued)

	Part number	MB89537/537C	MB89538/538C	MB89F538L	MB89P538	MB89PV530				
Pa	rameter	WB0330773070	WID03300/3000	WID031 300E	WID031 300	WD031 V300				
	Pulse width count timer	(supports underfl 8-bit reload timer (supports square 8-bit pulse width r (continuous meas	8-bit one-shot timer operation (supports underflow output, operating clock period: 1, 4, 32 tinst*3, external) 8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst*3, external) 8-bit pulse width measurement operation (continuous measurement, H width measurement, L width measurement, rise-to-rise, fal to-fall, H width measurement and rise-to-rise)							
	16-bit timer/ counter		ter operation (sele	ck period : 1 t <sub>inst</sub> *3, ct rising, falling, or	,					
	Serial I/O	8 bits length, Sele	ection of LSB first	or MSB first, Trans	fer clock (2, 8, 32	t <sub>inst</sub> *3, external)				
	UART/SIO	bit without parity b	CLK synchronous/CLK asynchronous data transfer capability (8, 9 bit with parity bit, or 7,8 bit without parity bit). Built-in baud rate generator provides selection of 14 baud rate settings.							
Peripheral functions	UART	CLK synchronous/CLK asynchronous data transfer capability (4, 6, 7, 8 bit with parity bit, or 5, 7, 8, 9 bit without parity bit).  Built-in baud rate generator provides selection of 14 baud rate settings.  External clock output, 2-channel 8-bit PWM timer output also available for baud rate settings.								
Periphe	External interrupt 1	Selection of rising	, falling, or both e	dge detection.	hannel independer tection also availat					
	External interrupt 2	Except for MB89F independent L lev Can be used for r	el detection	·	l detection, MB89F	538L : 7-channel				
	6-bit PPG, 12-bit PPG	Can generate squ 6-bit × 1 channel		with programmablenels.	e period.					
	I <sup>2</sup> C bus interface	specifications.		stem Administrato /530/P538/F538L/	r bus version 1.0 a 537C/538C)	nd Philips I <sup>2</sup> C				
	A/D converter	10-bit resolution × 8 channels.  A/D conversion functions (conversion time : 60 t <sub>inst</sub> *³)  Supports repeated calls from external clock (except for MB89F538L)  Supports repeated calls from internal clock.  Standard voltage input provided (AVR)								
(p	undby modes ower saving des)	Sleep mode, stop	mode, sub clock	mode, watch mode	€.					
Process CMOS										

<sup>\*1 :</sup> Depends on operating frequency.

Note: MB89537/538 have no built-in I<sup>2</sup>C functions.

<sup>\*2 :</sup> Using external ROM and MBM27C512.

<sup>\*3 :</sup> t<sub>inst</sub> represents instruction execution time. This can be selected as 1/4, 1/8, 1/16, 1/64 of the main clock cycle or 1/2 of the sub clock cycle.

To use I<sup>2</sup>C functions, choose the MB89PV530/P538/F538L/MB89537C/538C.

#### ■ MODEL DIFFERENCES AND SELECTION CONSIDERATIONS

Part number Package	MB89537/537C	MB89538/538C	MB89F538L	MB89P538	MB89PV530
DIP-64P-M01	0	0	0	0	Х
FPT-64P-M03	0	0	Х	Х	Х
FPT-64P-M06	0	0	0	0	Х
FPT-64P-M09	0	0	0	0	Х
LCC-64P-M19	0	0	0	Х	Х
MDP-64C-P02	Х	Х	Х	Х	0
MQP-64C-P01	Х	Х	Х	Х	0

O: Model-package combination available

X : Model-package combination not available

Conversion sockets for pin pitch conversion (manufactured by Sunhayato Corp.) can be used.

Contact : Sunhayato Corp. : TEL : +81-3-3984-7791

FAX : +81-3-3971-0535

URL: http://www.advantest.co.jp/en-index.shtml

#### **■ DIFFERENCES AMONG PRODUCTS**

#### 1. Memory Capacity

When this product is used in a evaluation product or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating. Particular attention should be given to the following (refer to " CPU core 1. Memory Space").

- The program ROM area starts from address 4000H on the MB89P538, MB89F538L and MB89PV530 models.
- Note upper limits on RAM, such as stack areas, etc.

#### 2. Current Consumption

- On the MB89PV530, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the mask ROM models. However, current consumption in sleep or stop modes is identical.

For details, refer to "ELECTRICAL CHARACTERISTICS".

#### 3. Mask Options

The options available for use, and the method of specifying options, differ according to the model. Before use, check the "■ MASK OPTIONS" specification section.


#### 4. Wild Register Functions

The following table shows areas in which wild register functions can be used.

#### Wild Register Usage Areas

Part number	Address space
MB89PV530	4000н to FFFFн
MB89P538	4000н to FFFFн
MB89F538L	4000н to FFFFн
MB89537/537C	8000н to FFFFн
MB89538/538C	4000н to FFFFн

#### **■ PIN ASSIGNMENTS**




(MDP-64C-P02)


\*1 : Package top pin assignments (MB89PV530 only)

Pin no.	Pin name						
65	A15	73	A1	81	O6	89	A8
66	A12	74	A0	82	07	90	A13
67	A7	75	01	83	O8	91	A14
68	A6	76	02	84	CE	92	Vcc
69	A5	77	O3	85	A10		
70	A4	78	Vss	86	ŌĒ		
71	A3	79	04	87	A11		
72	A2	80	O5	88	A9		

NC: Internal connection only. Not for use.

- \*2 : Pin 10 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
- \*3 : Pin 25 and 26 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
- \*4 : The function of pin 57 depends on the model. For details, refer to "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".





\*1 : Package top pin assignments (MB89PV530 only)

Pin no.	Pin name						
65	NC	73	A2	81	NC	89	ŌĒ
66	A15	74	A1	82	04	90	NC
67	A12	75	A0	83	O5	91	A11
68	A7	76	NC	84	O6	92	A9
69	A6	77	01	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

NC: Internal connection only. Not for use.

- \*2 : Pin 3 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
- \*3 : Pin 18 and 19 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
- \*4 : The function of pin 50 depends on the model. For details, refer to "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".

#### (Continued) (TOP VIEW) P31/SCK1 (UCK1) /LMCO P42/INT22/SO2/SDA P30/PPG03/MCO C/NC\*3 P43/INT23/SI2/SCL P44/INT24/UCK2 P41/INT21/SCK2 P45/INT25/UO2 P32/S01 (U01) P40/INT20/EC P33/SI1 (UI1) P34/PT02 P37/PT01 P36/WTO P35/PWC P46/INT26/UI2 P47/INT27/ADST/MOD2\*1 2 48 P00 P50/AN0 47 3 P01 P51/AN1 4 46 P02 P52/AN2 5 45 P03 P53/AN3 44 P04 6 43 P54/AN4 P05 7 P55/AN5 42 P06 8 41 P56/AN6 P07 9 P57/AN7 40 P10 10 **AVcc** 39 P11 (11) **AVR** 38 P12 12 P13 **AV**ss 37 13 P14 P60/INT10 36 14 P61/INT11 P15 15 P62/INT12 16 P16 P17 P63/INT13/X0A\*2 X0 X1 VSS P27 P26 P26 P25 P25 RST MOD0 MOD1 P21/PPG01 P20/PWCK P22/PPG02 (LCC-64P-M19) \*1 : Pin 2 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L. \*2 : Pin 17 and 18 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock. \*3 : The function of pin 49 depends on the model. For details, refer to "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".

### **■ PIN DESCRIPTIONS**

Pin no.			I/O		
SH-DIP*1 MDIP*2	QFP*3 MQFP*4	LQFP*5 BCC*6	Pin name	circuit type*7	Function
30	23	22	X0	_	Connecting pins to crystal oscillator circuit or other
31	24	23	X1	Α	oscillator circuit. The X0 pin can connect to an external clock. In that case, X1 is left open.
28	21	20	MOD0	В	Input pins for memory access mode setting. Connect
29	22	21	MOD1		directly to Vss.
27	20	19	RST	С	Reset I/O pin. This pin has pull-up resistance with CMOS I/O or hysteresis input. At an internal reset request, an 'L' signal is output. An 'L' level input initializes the internal circuits.
56 to 49	49 to 42	48 to 41	P00 to P07	D	General purpose I/O ports.
48 to 41	41 to 34	40 to 33	P10 to P17	D	General purpose I/O ports.
40	33	32	P20/PWCK	E	General purpose I/O port.Resource I/O pin (hysteresis input).Hysteresis input. This pin also functions as a PWC input.
39	32	31	P21/ PPG01	D	General purpose I/O port. This pin also functions as the PPG01 output.
38	31	30	P22/ PPG02	D	General purpose I/O port. This pin also functions as the PPG02 output.
37	30	29	P23	D	General purpose I/O port.
36	29	28	P24	D	General purpose I/O port.
35	28	27	P25	D	General purpose I/O port.
34	27	26	P26	D	General purpose I/O port.
33	26	25	P27	D	General purpose I/O port.
58	51	50	P30/ PPG03/ MCO	D	General purpose I/O port. This pin also functions as the PPG03 output.
59	52	51	P31/SCK1 (UCK1)/ LMCO	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as the UART/SIO clock input/output pin.
60	53	52	P32/SO1 (UO1)	D	General purpose I/O port. This pin also functions as the UART/SIO clock input/output pin.
61	54	53	P33/SI1 (UI1)	E	General purpose I/O port.Resource input/output pin (hysteresis input).This pin also functions as the UART/ SIO serial data input pin.
62	55	54	P34/PTO2	D	General purpose I/O port. This pin also functions as the PWM time 2 output pin.
63	56	55	P35/PWC	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as a PWC input.

Pin no.			I/O			
SH-DIP*1 MDIP*2	QFP*3 MQFP*4	LQFP*5 BCC*6	Pin name	circuit type*7	Function	
1	58	57	P36/WTO	D	General purpose I/O port.Resource output.This pin also functions as the PWC output pin.	
2	59	58	P37/PTO1	D	General purpose I/O port.Resource output.This pin also functions as the PWM timer 1 output pin.	
3	60	59	P40/INT20/ EC	E	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as an external interrupt input or 16-bit timer/counter input.	
4	61	60	P41/INT21/ SCK2	Е	General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as an external interrupt input or SIO clock I/O pin.	
5	62	61	P42/INT22/ SO2/SDA	G	N-ch open drain output. Resource I/O pin (hysteresis only for INT22 input) . This pin also functions as an external interrupt input, SIO serial data output, or I <sup>2</sup> C data line.	
6	63	62	P43/INT23/ SI2/SCL	G	N-ch open drain output. Resource I/O pin (hysteresis only for INT23 input) . This pin also functions as an external interrupt, SIO serial data input, or I <sup>2</sup> C clock I/O pin.	
7	64	63	P44/INT24/ UCK2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART clock I/O pin.	
8	1	64	P45/INT25/ UO2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART data output pin.	
9	2	1	P46/INT26/ UI2	E	General purpose I/O port. Resource I/O pin (hysteresis input) . This pin also functions as an external interrupt input or UART data input pin.	
10	3	2	P47/INT27/ ADST	E	except   General purpose I/O port. for   Resource I/O pin (hysteresis input) . MB89F   This pin also functions as an external interrupt input or A/D converter clock input pin.	
			MOD2	В	MB89F Input pin for memory access mode setting.  Connect to Vss directly.	
11 to 18	4 to 11	3 to 10	P50/AN0 to P57/AN7	Н	N-ch open drain output port. This pin also functions as an A/D converter analog input pin.	
22 to 24	15 to 17	14 to 16	P60/INT10 to P62/INT12	I	General purpose input port. Resource input pin (hysteresis input) . This pin also functions as an external interrupt input pin.	

#### (Continued)

Pin no.		I/O					
SH-DIP*1 MDIP*2	QFP*3 MQFP*4	LQFP*5 BCC*6	Pin name	circuit type*7	Function		
25	18	17	P63/INT13	I	Single-clock	General purpose input port. Resource input pin (hysteresis input) . This pin also functions as an external interrupt.	
			X0A	Α	Dual-clock	Connected pin for sub clock.	
26	19	18	P64	J	Single-clock	General purpose input port.	
20	19	10	X1A	Α	Dual-clock	Connected pin for sub clock.	
64	57	56	Vcc		Power supply pin.		
32	25	24	Vss		Ground pin (GND) .		
19	12	11	AVcc		A/D converter power supply pin.		
20	13	12	AVR		A/D converter re	ference voltage input pin.	
21	14	13	AVss	_	A/D converter po Used at the sam	ower supply pin. e voltage level as the Vss supply.	
57	50	49	С	_	MB89P538	If "Available" is selected for the step-down circuit stabilization time, Vcc is fixed. If "Unavailable" is selected for the step-down circuit stabilization time, Vss is fixed.	
					MB89PV530 MB89F538L MB89537/537C MB89538/538C	NC pin	

\*1: DIP-64P-M01

\*2: MDP-64C-P02

\*3: FPT-64P-M06

\*4: MQP-64C-P01

\*5: FPT-64P-M03/M09

\*6: LCC-64P-M19

\*7 : For I/O circuit type, refer to "■I/O CIRCUIT TYPE".

**External EPROM Socket Pin Function Descriptions (MB89PV530 only)** 

Pin no.			I/O Circuit	ons (MB89PV530 only)	
MDIP*1	MQFP*2	Pin name	type*7	Function	
65 66 67 68 69 70	66 67 68 69 70 71	A15 A12 A7 A6 A5 A4	0	Address output pins.	
71 72 73 74	72 73 74 75	A3 A2 A1 A0			
75 76 77	77 78 79	O1 O2 O3	I	Data input pins.	
78	80	Vss	0	Power supply pin (GND) .	
79 80 81 82 83	82 83 84 85 86	O4 O5 O6 O7 O8	I	Data input pins.	
84	87	CE	0	ROM chip enable pin. Outputs an "H" level signal in standby mode.	
85	88	A10	0	Address output pin.	
86	89	ŌĒ	0	ROM output enable pin. Outputs "L" at all times.	
87 88 89	91 92 93	A11 A9 A8	0	Address output pins.	
90	94	A13	0		
91	95	A14	0		
92	96	Vcc	0	EPROM power supply pin.	
_	65 76 81 90	NC	0	Internally connected. These pins always left open.	


\*1: MDP-64C-P02

\*2 : MQP-64C-P01

\*3 : For I/O circuit type, refer to "■I/O CIRCUIT TYPE" .

### ■ I/O CIRCUIT TYPES

Туре	Circuit	Remarks
А	X1 (X1A)  N-ch P-ch  X0 (X0A)  Standby control	Oscillator feedback resistance • High speed side = approx. 1 $M\Omega$ • Low speed side = approx. 10 $M\Omega$
В	Mode input	Hysteresis input     Pull-down resistance built-in to     MB89537/537C,     MB89538/538C
С	Reset output  Reset input	<ul> <li>Pull-up resistance approx. 50 kΩ</li> <li>Hysteresis input</li> </ul>
D	Pull-up control resistor Digital output Digital output Port input	CMOS I/O     Software pull-up resistance can be used. Approx. 50 kΩ
E	Pull-up control resistors Digital output  Port input Resource input	CMOS I/O     Software pull-up resistance can be used. Approx. 50 kΩ



#### **■ HANDLING DEVICES**

#### 1. Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded (to prevent latch-up). When CMOS integrated circuit devices are subjected to applied voltages higher than Vcc at input and output pins (other than medium- and high-withstand voltage pins), or to voltages lower than Vss, as well as when voltages in excess of rated levels are applied between the Vcc and Vss pins, the phenomenon known as latch-up can occur.

When a latch-up condition occurs, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also when switching power on or off to analog systems, care must be taken that analog power supplies (AVcc, AVR) and analog input signals do not exceed the level of the digital power supply.

#### 2. Power Supply Voltage Fluctuations

Keep supply voltage levels as stable as possible.

Even within the warranted operating range of the Vcc supply voltage, sudden changes in supply voltage can cause abnormal operation. As a measure for stability, it is recommended that the Vcc ripple fluctuation (peak to peak value) should be kept within 10% of the reference Vcc value on commercial power supply (50 Hz-60 Hz), and instantaneous voltage fluctuations such as at power-on and shutdown should be kept within a transient variability limit of 0.1V/ms.

#### 3. Treatment of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistance.

#### 4. Treatment of NC Pins

Any pins marked 'NC' (not connected) must be left open.

#### 5. Treatment of Power Supply Pins on Models with Built-in A/D Converter

Even when A/D converters are not in use, pins should be connected so that AVcc = Vcc, and AVss = AVR = Vss.

#### 6. Precautions for Use of External Clock

Even when an external clock signal is used, an oscillator stabilization wait period is used after power-on reset, or escape from sub clock mode or stop mode.

#### 7. Execution of Programs on RAM

Debugging of programs executed on RAM cannot be performed even when using the MB89PV530.

#### 8. Wild Register Functions

Wild registers cannot be debugged with the MB89PV530 and tools. To verify operations, actual in-device testing on the MB89P538 or MB89F538L is advised.


#### 9. Details on Handling C Terminal of MB89530 Series

The MB89530 series contains the following products. The regulator integrated model and the regulator-less model have different performance characteristics.

Part No.	Operation Voltage	integrated model	Terminal type	Terminal treatments	
MB89PV530		Not included	NC terminal	Not required	
MB89P538	2.7 V to 5.5 V	Included	C terminal	Fixed to Vcc	
MD09F330			C terminal	Fixed to Vss	
MB89537/537C	2.2 V to 3.6 V	Not included		Not required	
MB89538/538C	2.2 V 10 3.6 V	Not included	NC terminal		
MB89F538L	2.3 V to 3.6 V				

Although these product models have the same internal resources, the operation sequence after a power-on reset is different between the regulator integrated model and regulator-less model.

The operation sequence after a power-on reset of each model is shown below.



As above, the regulator integrated model starts the CPU behind the regulator-less model. This is because the regulator requires a settling time for normal operation.

The MB89P538 offers a choice of regulator-integrated and regulator-less models selectable depending on the C-terminal treatment. Use the right one for your mask board.

#### 10. Note to Noise In the External Reset Pin (RST)

If the reset pulse applied to the external reset pin  $(\overline{RST})$  does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin  $(\overline{RST})$ .

#### ■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538L

#### 1. Flash Memory

The flash memory is located between 4000H and FFFFH in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

#### 2. Flash Memory Features


- 48 K byte×8-bit configuration : (16 K+8 K+8 K+16 K sectors)
- Automatic programming algorithm (Embedded algorithm\* : Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Erasing (sectors can be combined in any combination)
- No. of program/erase cycles: 10,000 (Min)

#### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

#### 4. Flash Memory Register

• FLASH control status register (FMCS)



<sup>\*:</sup> Embedded Algorithm is a trademark of Advanced Micro Devices.

#### 5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming.

Sector configuration of flash memory

FLASH Memory	CPU Address	Programmer Address*	
16 K bytes	FFFF <sub>H</sub> to C000 <sub>H</sub>	1FFFFн to 1С000н	
8 K bytes	BFFF <sub>H</sub> to A000 <sub>H</sub>	1BFFFн to 1A000н	
8 K bytes	9FFFн to 8000н	19FFFн to 18000н	
16 K bytes	7FFFн to 4000н	17FFFн to 14000н	

<sup>\* :</sup> The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a generalpurpose parallel programmer.

#### 6. ROM Programmer Adaptor and Recommended ROM Programmers

Part number	Package	Adaptor Part No.	Recommended Programmer Manufacturer and Model	
		Sunhayato Corp.	Flash Support Group, Inc.	
MB89F538L-101PF MB89F538L-201PF	FPT-64P-M06	FLASH-64QF-32DP-8LF		
MB89F538L-101PFM MB89F538L-201PFM	FPT-64P-M09	FLASH-64QF2-32DP-8LF2	AF9708*	
MB89F538L-101P-SH MB89F538L-201P-SH	DIP-64P-M01	FLASH-64SD-32DP-8LF	AF9709*	
MB89F538L-101PV4 MB89F538L-201PV4	LCC-64P-M19	FLASH-64BCC-32DP-8LF		

<sup>\*:</sup> For the version of the programmer, contact the Flash Support Group, Inc.

• Enquiries

Sunhayato Corp. : TEL : +81-3-3984-7791

FAX : +81-3-3971-0535 URL : http://www.advantest.co.jp/en-index.shtml

Flash Support Group, Inc.: FAX: +81-53-428-8377

E-mail: support@j-fsg.co.jp

#### ■ ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS

The MB89P538 has a PROM mode with functions equivalent to the MBM27C1001, allowing writing with a general purpose ROM writer using a proprietary adapter. Note, however, that the use of electronic signature mode is not supported.

• ROM writer adapters

With some ROM writers, stability of writing performance is enhanced by placing an  $0.1\mu F$  capacitor between the Vcc and Vss pins. The following table lists adapters for use with ROM writers.

#### **ROM Writer Adapters**

Tom Writer Adapters							
Part number	Package	Compatible adapter					
MB89P538-101PF MB89P538-201PF	FPT-64P-M06	ROM-64QF-32DP-8LA2*					
MB89P538-101PFM MB89P538-201PFM	FPT-64P-M09	ROM-64QF2-32DP-8LA					
MB89P538-101P-SH MB89P538-201P-SH	DIP-64P-M01	ROM-64SD-32DP-8LA2*					

Inquiries should be addressed to


Sunhayato Corp. : TEL : +81-3-3984-7791 FAX : +81-3-3971-0535

URL: http://www.advantest.co.jp/en-index.shtml

\*: Version 3 or later should be used.

Memory map for EPROM mode


The following illustration shows a memory map for EPROM mode. There are no PROM options.



#### • Recommended screening conditions

Before one-time writing of microcontroller programs to PROM, high temperature aging is recommended as a screening process for chips before they are mounted.

The following diagram shows the flow of the screening process.



#### • About writing yields

The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of 100% in some cases.

#### **■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS**

This section describes methods of writing to EPROM on piggy-back/evaluation chips.

• EPROM model

MBM27C512-20TV

• Writer adapter

For writing to EPROM using a ROM writer, use one of the writer adapters shown below (manufactured by Sunhayato Corp.) .

Package	Adapter socket model	
LCC-32 (rectangular)	ROM-32LC-28DP-YG	

Inquiries should be addressed to


Sunhayato Corp. : TEL : +81-3-3984-7791

FAX: +81-3-3971-0535

E-mail: http://www.advantest.co.jp/en-index.shtml


Memory Space

#### Piggy-back/Evaluation Memory Map



- Writing to EPROM
  - 1) Set up the EPROM writer for the MBM27C512.
  - 2) Load program data to the ERPOM writer, in the area 4000<sub>H</sub> to FFFFH.
  - 3) Use the EPROM writer to write to the area 4000H to FFFFH.

#### **■ BLOCK DIAGRAM**




#### **■ CPU CORE**

#### 1. Memory Space

The MB89530 series has 64 Kbytes of memory space, containing all I/O, data areas, and program areas. The I/O area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89530 series.

#### • Memory Map



#### 2. Registers

The F<sup>2</sup>MC-8L series has two types of registers, dedicated-use registers within the CPU, and general-purpose registers in memory.

The dedicated-use registers are the following.

Program counter (PC) : 16 bits length, shows the location where instructions are stored.

Accumulator (A) : 16 bits length, a temporary memory register for calculation operations.

The lower byte is used for 8-bit data processing instructions.

Temporary accumulator (T) : 16 bits length, performs calculations with the accumulator.


The lower byte is used for 8-bit data processing instructions.

Index register (IX) : 16 bits length, a register for index modification.


Extra pointer (EP) : 16 bits length, a pointer indicating memory addresses.

Stack pointer (SP) : 16 bits length, indicates stack areas.


Program status (PS) : 16 bits length, contains register pointer and condition code.



In addition, the PS register can be divided so that the upper 8 bits are used as a register bank pointer (RP), and the lower 8 bits as a condition code register (CCR). (Refer to the following illustration.)



The RP register shows the address of the register bank currently being used, so that the RP value and the actual address are related by the conversion rule shown in the following illustration.



The CCR register has bits that show the content of results of calculations and transferred data, and bits that control CPU operation during interrupts.

H-flag : Set to "1" if calculations result in carry or borrow operations from bit 3 to bit 4, otherwise set to "0".

This flag is used for decimal correction instructions.

I-flag : This flag is set to "1" if interrupts are enabled, and "0" if interrupts are prohibited.

The default value at reset is "0".

IL1, 0 : Indicates the level of the currently permitted interrupts.

Only interrupt requests having a more powerful level than the value of these bits will be processed.

IL1	IL0	Interrupt level	Strength
0	0	1	Strong
0	1		<b>†</b>
1	0	2	<u> </u>
1	1	3	Weak

N-flag : Set to "1" if the highest bit is "1" after a calculation, otherwise cleared to "0".

Z-flag : Set to "1" if a calculation result is "0", otherwise cleared to "0".

V-flag : Set to "1" if a two's complement overflow results during a calculation, otherwise cleared to "0".


C-flag : Set to "1" if a calculation results in a carry or borrow operation from bit 7, otherwise cleared to "0".

This is also the shift-out value in a shift instruction.

In addition, the following general purpose registers are available.

General purpose registers: 8 bits length, used to contain data.

The general purpose registers are 8-bit registers located in memory. There are eight such registers per bank, and the MB89530 series have up to 32 banks for use. The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Register name	Register description	Write/Read	Initial value
00н	PDR0	Port 0 data register	R/W	XXXXXXXX
01н	DDR0	Port 0 direction register	W	0000000в
02н	PDR1	Port 1 data register	R/W	XXXXXXXX
03н	DDR1	Port 1 direction register	W	0000000в
04н to 06н		(Reserved area)	•	1
07н	SYCC	System clock control register	R/W	Х-1 ММ1 0 Ов
08н	STBC	Standby control register	R/W	00010в
09н	WDTC	Watchdog control register	R/W	0XXXXB
0 <b>А</b> н	TBTC	Time base timer control register	R/W	00000в
0Вн	WPCR	Watch prescaler control register	R/W	000000в
0Сн	PDR2	Port 2 data register	R/W	XXXXXXXX
0Дн	DDR2	Port 2 direction register	R/W	0000000в
0Ен	PDR3	Port 3 data register	R/W	XXXXXXXX
0F <sub>H</sub>	DDR3	Port 3 direction register	R/W	0000000
10н	PDR4	Port 4 data register	R/W	XXXX 1 1 XXB
11н	DDR4	Port 4 direction register	R/W	000000в
12н	PDR5	Port 5 data register	R/W	11111111
13н	PDR6	Port 6 data register	R	XXXXXXXX
14н to 21н		(Reserved area)		1
22н	SMC11	Serial mode control register 1 (UART)	R/W	0000000B
23н	SRC1	Serial route control register (UART)	R/W	011000в
24н	SSD1	Serial status and data register (UART)	R/W	00100-1X <sub>B</sub>
25н	SIDR1/ SODR1	Serial input/output data register (UART)	R/W	XXXXXXX
26н	SMC12	Serial mode control register 2 (UART)	R/W	100001в
27н	CNTR1	PWM control register 1	R/W	00000000
28н	CNTR2	PWM control register 2	R/W	000-0000 <sub>B</sub>
29н	CNTR3	PWM control register 3	R/W	-000в
2Ан	COMR1	PWM compare register 1	W	XXXXXXXX
2Вн	COMR2	PWM compare register 2	W	XXXXXXXX
2Сн	PCR1	PWC pulse width control register 1	R/W	000000в
2Dн	PCR2	PWC pulse width control register 2	R/W	0000000
2Ен	RLBR	PWC reload buffer register	R/W	XXXXXXXX
2Fн	SMC21	Serial mode control register 1 (UART/SIO)	R/W	0000000
30н	SMC22	Serial mode control register 2 (UART/SIO)	R/W	0000000
31н	SSD2	Serial status and data register (UART/SIO)	R/W	00001в
32н	SIDR2/ SODR2	Serial data register (UART/SIO)	R/W	XXXXXXXXB

Address	Register name	Register description	Write/Read	Initial value	
33н	SRC2	Baud rate generator reload register	R/W	XXXXXXXX	
34н	ADC1	A/D control register 1	R/W	000000-0 <sub>B</sub>	
35н	ADC2	A/D control register 2	R/W	-000001в	
36н	ADDL	A/D data register low	R/W	XXXXXXXX	
37н	ADDH	A/D data register high	R/W	0 Ов	
38н	PPGC2	PPG2 control register (12-bit PPG)	R/W	0000000	
39н	PRL22	PPG2 reload register 2 (12-bit PPG)	R/W	0Х00000В	
ЗАн	PRL21	PPG2 reload register 1 (12-bit PPG)	R/W	XX000000B	
3Вн	PRL23	PPG2 reload register 3 (12-bit PPG)	R/W	XX00000 <sub>B</sub>	
3Сн	TMCR	16-bit timer control register	R/W	000000B	
3Dн	TCHR	16-bit timer counter register high	R/W	0000000B	
3Ен	TCLR	16-bit timer counter register low	R/W	0000000	
3Fн	EIC1	External interrupt 1 control register 1	R/W	0000000	
40н	EIC2	External interrupt 1 control register 2	R/W	0000000	
41н to 48н		(Reserved area)	•	1	
49н	DDCR	DDC select register	R/W	Ов	
4 <b>А</b> н to 4 <b>В</b> н		(Reserved area)	•	1	
4Сн	PPGC1	PPG1 control register (12-bit PPG)	R/W	0000000B	
4Dн	PRL12	PPG1 reload register 2 (12-bit PPG)	R/W	0Х00000В	
4Ен	PRL11	PPG1 reload register 1 (12-bit PPG)	R/W	XX00000 <sub>B</sub>	
4Гн	PRL13	PPG1 reload register 3 (12-bit PPG)	R/W	XX00000 <sub>B</sub>	
50н	IACR	I <sup>2</sup> C address control register	R/W	000В	
51н	IBSR	I <sup>2</sup> C bus status register	R	0000000	
52н	IBCR	I <sup>2</sup> C bus control register	R/W	0000000	
53н	ICCR	I <sup>2</sup> C clock control register	R/W	000XXXXXB	
54н	IADR	I <sup>2</sup> C address register	R/W	-XXXXXXXB	
55н	IDAR	I <sup>2</sup> C data register	R/W	XXXXXXXX	
56н	EIE2	External interrupt 2 control register	R/W	0000000	
57н	EIF2	External interrupt 2 flag register	R/W	Ов	
58н	RCR1	6-bit PPG control register 1	R/W	00000000	
59н	RCR2	6-bit PPG control register 2	R/W	0X00000 <sub>B</sub>	
5Ан	CKR	Clock output control register	R/W	0 Ов	
5Вн to 6Fн		(Reserved area)	<b>'</b>	•	
70н	SMR	Serial mode register (SIO)	R/W	0000000B	
71н	SDR	Serial data register (SIO)	R/W	XXXXXXXX	
72н	PURR0	Port 0 pull-up resistance register	R/W	11111111в	
73н	PURR1	Port 1 pull-up resistance register	R/W	11111111в	
74н	PURR2	Port 2 pull-up resistance register	R/W	11111111	
75н	PURR3	Port 3 pull-up resistance register	R/W	11111111в	

#### (Continued)

Address	Address Register Register description		Write/Read	Initial value	
76н	PURR4	Port 4 pull-up resistance register	R/W	111111в	
77н	WREN	Wild register enable register	R/W	000000B	
78н	WROR	Wild register data test register	R/W	000000в	
79н	PURR6	Port 6 pull-up resistance register	R/W	111111в	
<b>7A</b> ⊦	FMCS	Flash control status register	R/W	000Х00 - 0в	
7Вн	ILR1	Interrupt level setting register 1	W	11111111	
7Сн	ILR2	Interrupt level setting register 2	W	<b>1111111</b> В	
7Dн	ILR3	Interrupt level setting register 3	W	<b>11111111</b> в	
7Ен	ILR4	Interrupt level setting register 4	W	<b>11111111</b> в	
<b>7</b> Fн	ITR	Interrupt test register	Access prohibited	XXXXXX00 <sub>B</sub>	
С80н	WRARH1	Upper address setting register 1	R/W	XXXXXXX	
С81н	WRARL1	Lower address setting register 1	R/W	XXXXXXXXB	
С82н	WRDR1	Data setting register 1 R/W		XXXXXXXXB	
С83н	WRARH2	Upper address setting register 2	R/W	XXXXXXXX	
С84н	WRARL2	Lower address setting register 2	R/W	XXXXXXX	
С85н	WRDR2	Data setting register 2	R/W	XXXXXXXX	
С86н	WRARH3	Upper address setting register 3	R/W	XXXXXXXX	
С87н	WRARL3	Lower address setting register 3	R/W	XXXXXXX	
С88н	WRDR3	Data setting register 3	R/W	XXXXXXX	
С89н	WRARH4	Upper address setting register 4	R/W	XXXXXXX	
С8Ан	WRARL4	Lower address setting register 4	R/W	XXXXXXX	
С8Вн	WRDR4	Data setting register 4	R/W	XXXXXXX	
С8Сн	WRARH5	Upper address setting register 5 R/W		XXXXXXX	
C8D <sub>H</sub>	WRARL5	Lower address setting register 5 R/W		XXXXXXX	
С8Ен	WRDR5	Data setting register 5	R/W	XXXXXXX	
С8Fн	WRARH6	Upper address setting register 6	R/W	XXXXXXXX	
С90н	WRARL6	Lower address setting register 6 R/W		XXXXXXXX	
С91н	WRDR6	Data setting register 6	R/W	XXXXXXXX	

#### • Description of write/read symbols :

R/W : read/write enabled

R : Read only W : Write only

Description of initial values :
0 : This bit initialized to "0".

1 : This bit initialized to "0".1 : This bit initialized to "1".

X : The initial value of this bit is not determined.M : The initial value of this bit is a mask option.

- : This bit is not used.

Note: Do not use reserved spaces.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. Absolute Maximum Ratings

(AVss = Vss = 0 V)


Dawanatan	Ob. a.l	Rating		l l m i t	Domostro		
Parameter	Symbol	Min	Max	Unit	Remarks		
	Vcc AVcc	Vss - 0.3	Vss + 4.0	V	MB89537/538 MB89537C/538C		
Supply voltage*1	AVR	Vss - 0.3	Vss + 4.0	V	MB89F538L *2		
11,7 0	Vcc AVcc	Vss - 0.3	Vss + 6.0	V	MB89P538 MB89PV530		
	AVR	Vss-0.3	Vss + 6.0	V	*2		
Input voltage*1	Vı	Vss - 0.3	Vcc + 0.3	V	Other than P42, P43		
input voltage	VI	Vss - 0.3	Vss + 6.0	V	Only P42, P43		
Output valtage*1	V-	Vss - 0.3	Vcc + 0.3	V	Other than P42, P43		
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	Only P42, P43		
Maximum clamp current	<b>I</b> CLAMP	- 2.0	+ 2.0	mA	*3		
Total maximum clamp current	ΣI ICLAMP I	_	20	mA	*3		
"L" level maximum output current	Ю	_	15	mA			
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating duty)		
"L" level maximum total output current	ΣΙοι	_	100	mA			
"L" level average total output current	Σlolav	_	40	mA	Average value (operating current × operating duty)		
"H" level maximum output current	Іон	_	-15	mA			
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating duty)		
"H" level maximum total output current	ΣІон	—	-50	mA			
"H" level average total output current	ΣΙομαν	_	-20	mA	Average value (operating current × operating duty)		
Current consumption	PD	_	300	mW			
Operating temperature	TA	-40	+85	°C			
Storage temperature	Tstg	-55	+150	°C			

<sup>\*1 :</sup> The parameter is based on  $AV_{SS} = V_{SS} = 0 V$ 

<sup>\*2 :</sup> AVcc and Vcc are to be used at the same potential. AVR should not exceed AVcc + 0.3 V.

(Continued)

- \*3 : Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P50 to P57, P60 to P64
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
  - Care must be taken not to leave the +B input pin open.
  - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
  - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions


(AVss = Vss = 0 V)


Parameter	Symbol	Value		Unit	Remarks	
raiametei	Syllibol	Min	Max	Oilit	nemarks	
Supply voltage	Vcc, AVcc	2.2*	3.6	V	Range warranted for normal operation	MB89537/538
		1.5	3.6	V	RAM status in stop mode	MB89537C/538C
		2.4	3.6	V	Range warranted for normal operation	- MB89F538L
		1.5	3.6	V	RAM status in stop mode	- INDOST SSOE
		2.7*	5.5	V	Range warranted for normal operation	MB89P538
		1.5	5.5	V	RAM status in stop mode	MB89PV530
	AVR	2.4	AVcc	V		
Operating temperature	Та	-40	+85	°C		


<sup>\*:</sup> Varies according to frequency used, and instruction cycle.


Refer to "•Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C)",

"•Operating voltage vs. operating frequency (MB89P538/MB89PV530)" and "5. A/D Converter Electrical Characteristics".









WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 3. DC Characteristics

(AVcc = Vcc = 3.0 V, AVss = Vss = 0 V,  $T_{A} = -40~^{\circ}C$  to +85  $^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Syllibol	Pili liaille	Condition	Min	Тур	Max	5111	nemarks
	Vıн	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2	_	0.7 Vcc	_	Vcc + 0.3	>	
"H" level input voltage	ViHs	RST, MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST	_	0.8 Vcc	_	Vcc + 0.3	>	
	VIHSMB	SCL, SDA	_	Vss + 1.4	_	Vss + 5.5	٧	With SMB input buffer selected*
	V <sub>IHI2C</sub>	JOOL, ODA	_	0.7 Vcc	_	Vss + 5.5	٧	With I <sup>2</sup> C input buffer selected*
	VıL	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2	_	Vss - 0.3	_	0.3 Vcc	٧	
"L" level input voltage	VILS	RST, MOD0, MOD1, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST	_	Vss - 0.3	_	0.2 Vcc	V	
	VILSMB	SCL, SDA	_	Vss - 0.3		Vss + 0.6	٧	With SMB input buffer selected*
	V <sub>ILI2C</sub>	OOL, ODA	_	Vss - 0.3	_	0.3 Vcc	٧	With I <sup>2</sup> C input buffer selected*
Open drain	V <sub>D1</sub>	P50 to P57		.,		Vcc + 0.3	V	
output applied voltage	$V_{D2}$	P42, P43	_	Vss – 0.3		Vss + 5.5	<b>V</b>	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40, P41, P44 to P47	Iон = -2.0 mA	2.4	_	_	V	
odiput voltago		P25 to P27	Iон = -3.0 mA					
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, RST	I <sub>OL</sub> = 4.0 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	lu	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64	0.0 V < V <sub>1</sub> < V <sub>CC</sub>	-5	_	+5	μΑ	With no pull-up resistance specified

(Continued)

(AVcc = Vcc = 3.0 V, AVss = Vss = 0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ )

Davamatav	0	Din nama	0		Value		Unit	Domostro
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Open drain output leak current	Інор	P42, P43	0.0 V < V <sub>1</sub> < V <sub>SS</sub> + 5.5 V	_	_	5	μΑ	
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P60 to P64, RST	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	With pull-up resistance is selected. The RST signal is excluded.
				_	6	10	mA	Normal operation
	Icc1		$F_{CH} = 10.0 \text{ MHz}$ $t_{inst} = 0.4  \mu\text{s}$			45	mA	Flash memory programming/erase MB89F538L
	Icc2		$F_{CH} = 10.0 \text{ MHz}$ $t_{inst} = 6.4  \mu\text{s}$	_	1.5	3	mA	
	Iccs <sub>1</sub>		$F_{CH} = 10.0 \; MHz \\ t_{inst} = 0.4 \; \mu s$	_	2	4	mA	Sleep mode
	Iccs <sub>2</sub>		$F_{CH} = 10.0 \ MHz$ $t_{inst} = 6.4 \ \mu s$		1	2	mA	Sleep mode
		Vcc	FcL = 32.768 kHz	_	1	3	mA	Sub mode MB89P538/PV530
	Iccl		F <sub>CL</sub> = 32.768 kHz T <sub>A</sub> = +25 °C	_	35	90	μΑ	Sub mode MB89F538L
Supply current			FcL = 32.768 kHz	_	20	50	μΑ	Sub mode MB89537/538 MB89537C/538C
	Iccls		FcL = 32.768 kHz		15	30	μА	Sub, sleep modes Except MB89F538L
	ICCLS		F <sub>CL</sub> = 32.768 kHz T <sub>A</sub> = +25 °C	_	15	30	μΑ	Watch mode, main stop MB89F538L
	Ісст		FcL = 32.768 kHz		5	15	μΑ	Watch mode, main stop Except MB89F538L
			FcL = 32.768 kHz T <sub>A</sub> = +25 °C		5	15	μА	Sub, sleep modes MB89F538L
	Іссн		T <sub>A</sub> = +25 °C	_	1	5	μΑ	Sub, stop modes
	I <sub>A</sub> AVcc		FcH = 10.0 MHz		1	3	mA	A/D conversion running
	Іан		T <sub>A</sub> = +25 °C		1	5	μΑ	A/D stopped
Input capacitance	Cin	Except Vcc, Vss, AVcc, AVss	f = 1 MHz		5	15	pF	

<sup>\*:</sup> The MB89PV530/P538/F538L/537C/538C have a built-in I<sup>2</sup>C function, and a choice of input buffers by software setting. The MB89537/538 have no built-in I<sup>2</sup>C functions, and therefore this standard does not apply.

### 4. AC Characteristics


### (1) Reset Timing

(Vcc = 3.0 V, AVss = Vss = 0 V, 
$$T_A = -40 \, ^{\circ}\text{C}$$
 to +85  $^{\circ}\text{C}$ )

Parameter	Symbol Condition		Val	Unit	
raidilletei	Symbol	Condition	Min	Max	Omit
RST "L" pulse width	<b>t</b> zLzH		48 thcyl		ns

Notes: • theore is the main clock oscillator period.

• If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).




### (2) Power-on Reset

(AVss = Vss = 0 V, 
$$T_A = -40 \, ^{\circ}\text{C}$$
 to +85  $^{\circ}\text{C}$ )

Doromotor	Cumbal	Condition	Va	lue	l loit	Domostko
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power on time	t⊓	_	0.5	50	ms	
Power shutoff time	toff	_	1	_	ms	Waiting time until power-on


Note: Be sure that the power supply will come on within the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.




### (3) Clock Timing Standards


(AVss = Vss = 0 V,  $T_A = -40$  °C to +85 °C)


Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Syllibol		Condition	Min	Тур	Max	Oilit	nemarks
Clock frequency	Fсн	X0, X1		1	_	12.5	MHz	Main clock
Clock frequency	FcL	X0A, X1A		_	32.768	_	kHz	Sub clock
Clock cycle time	<b>t</b> HCYL	X0, X1		80	_	1000	ns	Main clock
Clock cycle time	<b>t</b> LCYL	X0A, X1A			30.5		μs	Sub clock
Input clock pulse width	Pwh Pwl	X0	_	20	_	_	ns	External clock
Input clock pulse width	P <sub>WHL</sub> P <sub>WLL</sub>	X0A		_	15.2	_	μs	External clock
Input clock rise, fall time	tcr tcr	X0		_		10	ns	External clock







• Clock application conditions









### (4) Instruction Cycle

(AVss = Vss = 0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ )


Parameter	Parameter Symbol		Unit	Remarks
Instruction cycle (minimum instruction execution time)	<b>t</b> inst	4/Гсн, 8/Гсн, 16/Гсн, 64/Гсн	μs	Operating at FcH = 12.5 MHz (4/FcH) tinst = 0.32 μs
		2/FcL	μs	Operating at F <sub>CL</sub> = 32.768 kHz $t_{inst}$ = 61.036 $\mu s$

### (5) Serial I/O Timing

(Vcc = 3.0 V, AVss = Vss = 0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Va	Unit	
raiaillelei	Syllibol	Fill liaille	Condition	Min	Max	Ullit
Serial clock cycle time	tscyc	SCK, UCK		2 tinst	_	μs
SCK↓→SO	tsLov	SCK, SO, UCK, UO	Internal clock	-200	+200	ns
Valid SI→SCK↑	tıvsн	SI, SCK, UI, UCK	operation	200	_	ns
SCK <sup>↑</sup> → valid SI hold time	tsHIX	SCK, SI, UCK, UI		200	_	ns
Serial clock "H" pulse width	tshsl	SCK, UCK		1 tinst	_	μs
Serial clock "L" pulse width	<b>t</b> slsh	SON, OOK	External	1 tinst	_	μs
SCK↓→SO time	tslov	SCK, SO, UCK, UO	clock	0	200	ns
Valid SI→SCK↑	tıvsн	SI, SCK, UI, UCK	operation	200	_	ns
SCK <sup>↑</sup> → valid SI hold time	tsнıx	SCK, SI, UCK, UI		200	_	ns

Note: For t<sub>inst</sub> refer to "(4) Instruction Cycle".




### (6) Peripheral Input Timing

(Vcc = 3.0 V, AVss = Vss = 0 V,  $T_A = -40$  °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Val	lue	Unit
Faranietei	Syllibol	Fill liame	Condition	Min	Max	Oilit
Peripheral input "H" level pulse width 1	tılıH1	INT10 to INT13, INT20 to INT27,	_	2 tinst	_	μs
Peripheral input "L" level pulse width 1	tıHıL1	EC, PWC, PWCK	_	2 tinst	_	μs
Peripheral input "H" level pulse width 2	tılıH2	ADST	_	2 <sup>8</sup> tinst	_	μs
Peripheral input "L" level pulse width 2	t <sub>IHIL2</sub>	ADST	_	2 <sup>8</sup> t <sub>inst</sub>	_	μs

Note: For tinst refer to "(4) Instruction Cycle".




### (7) I2C Timing

 $(V_{CC} = 3.0 \text{ V}, \text{ AVss} = \text{Vss} = 0 \text{ V}, \text{ T}_{A} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks
raiametei	Syllibol	name	Condition	Min	Max	Oilit	Heiliaiks
Start condition output	<b>t</b> sta	SCL SDA	_	$\begin{array}{c} 1 \; / \; 4 \; t_{inst} \times \\ m \times n - 20 \end{array}$	$\begin{array}{c} 1 \; / \; 4 \; t_{inst} \times \\ m \times n + 20 \end{array}$	ns	Master only
Stop condition output	<b>t</b> sto	SCL SDA	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ - 20 \end{array}$	$\frac{1 / 4 t_{inst} \times}{(m \times n + 8) + 20}$	ns	Master only
Start condition detection	<b>t</b> sta	SCL SDA	_	1 / 4 t <sub>inst</sub> × 6 + 40		ns	
Stop condition detection	<b>t</b> sto	SCL SDA	_	1 / 4 tinst × 6 + 40		ns	
Restart condition output	<b>t</b> stasu	SCL SDA	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ - 20 \end{array}$	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ + 20 \end{array}$	ns	Master only
Restart condition detection	<b>t</b> stasu	SCL SDA	_	1 / 4 t <sub>inst</sub> × 4 + 40		ns	
SCL output "L" width	tLOW	SCL	_	$\begin{array}{l} 1 \; / \; 4 \; t_{inst} \times \\ m \times n - 20 \end{array}$	$\begin{array}{c} 1 \; / \; 4 \; t_{inst} \times \\ m \times n \; + \; 20 \end{array}$	ns	Master only
SCL output "H" width	<b>t</b> HIGH	SCL	_	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ - 20 \end{array}$	$\begin{array}{c} 1 \ / \ 4 \ t_{inst} \times \\ (m \times n + 8) \ + 20 \end{array}$	ns	Master only
SDA output delay time	t₀o	SDA		1 / 4 $t_{inst} \times 4 - 20$	1 / 4 $t_{inst} \times 4 + 20$	ns	
Setup after SDA output interrupt interval	<b>t</b> DOSU	SDA	_	1 / 4 tinst × 4 – 20	_	ns	
SCL input "L" width	<b>t</b> LOW	SCL	_	$1 / 4 t_{inst} \times 6 + 40$	_	ns	
SCL input "H" width	<b>t</b> HIGH	SCL		$1 \ / \ 4 \ t_{inst} \times 2 + 40$		ns	
SDA input setup	<b>t</b> su	SDA	_	40		ns	
SDA input hold	tно	SDA	_	0		ns	

Notes: • For tinst refer to "(4) Instruction Cycle".

- The value "m" in the above table is the value from the shift clock frequency setting bits (CS4-CS3) in the I<sup>2</sup>C clock control register "ICCR". For details, refer to the register description in the hardware manual.
- The value 'n' in the above table is the value from the shift clock frequency setting bits (CS2-CS0) in the I<sup>2</sup>C clock control register "ICCR". For details, refer to the register description in the hardware manual.
- toosu appears when the interrupt period is longer than the SCL "L" width.
- The rated values for SDA and SCL assume a start up time of 0 ns.



### 5. A/D Converter Electrical Characteristics

### (1) MB89537/538/537C/538C

(Vcc = 2.4 V to 3.6 V, AVss = Vss = 0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
raiametei	Syllibol	Fili liaille	Condition	Min	Тур	Max	Oilit	nemarks
Resolution capability			_		_	10	bit	
Total error					_	±3.0	LSB	
Linear error				_	_	±2.5	LSB	
Differential linear error				_	_	±1.9	LSB	
Zero transition voltage	<b>V</b> от	_	AVR = AVcc	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	AVcc = Vcc
Full scale transition voltage	V <sub>FST</sub>			AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV	
Inter-channel variation					_	4.0	LSB	
Conversion time					60 tinst		μs	*
Sampling time				_	16 tinst	_	μs	
Analog input current	Iain	AN0 to AN7		_	_	10	μΑ	
Analog input voltage	Vain	ANO IO ANT		AVss	_	AVR	V	
Reference voltage	_			AVss+	_	AVcc	V	
Reference voltage	IR	AVR	A/D running		200		μΑ	
supply current	IRH		A/D off			5	μΑ	

<sup>\*:</sup> Includes sampling time

### (2) MB89F538L

(Vcc = 2.4 V to 3.6 V, AVss = Vss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
raiametei	Syllibol	1 III Haine	Condition	Min	Тур	Max	Oilit	nemarks
Resolution capability			_	_	_	10	bit	
Total error				_	_	±3.0	LSB	
Linear error				_	_	±2.5	LSB	
Differential linear error				_		±1.9	LSB	
Zero transition voltage	Vот	<u> </u>	AVR = AVcc	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	AVcc = Vcc
Full scale transition voltage	V <sub>FST</sub>			AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV	
Inter-channel variation					_	4.0	LSB	
Conversion time				_	60 tinst	_	μs	*
Sampling time				_	16 tinst	_	μs	
Analog input current	lain	AN0 to AN7	_	_	_	10	μΑ	
Analog input voltage	Vain	ANO IO AN7		0		AVR	V	
Reference voltage				AVss+	_	AVcc	V	
Reference voltage	IR	AVR	A/D running	_	200	_	μΑ	
supply current	IRH		A/D off		_	5	μΑ	

<sup>\*:</sup> Includes sampling time

### (3) MB89P538/PV530

(Vcc = 2.4 V to 3.6 V, AVss = Vss = 0 V,  $T_A = -40$  °C to +85 °C)

Parameter	Cymbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	1 III Haine	Condition	Min	Тур	Max	Oilit	nemarks
Resolution capability			_	_	_	10	bit	
Total error				_	_	±3.0	LSB	
Linear error				_	_	±2.5	LSB	
Differential linear error				_	_	±1.9	LSB	
Zero transition voltage	Vот	_	AVR = AVcc	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	AVcc = Vcc
Full scale transition voltage	V <sub>FST</sub>			AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV	
Inter-channel variation					_	4.0	LSB	
Conversion time	_			_	60 t <sub>inst</sub>	_	μs	*
Sampling time				_	16 tinst	_	μs	
Analog input current	Iain	AN0 to AN7				10	μΑ	
Analog input voltage	Vain	ANO IO ANT		0	_	AVR	V	
Reference voltage	_			AVss+		AVcc	V	
Reference voltage	lπ	AVR	A/D running		400		μΑ	
supply current	IRH		A/D off			5	μΑ	

<sup>\* :</sup> Includes sampling time

### (4) A/D Converter Terms and Definitions

Resolution

The level of analog variation that can be distinguished by the A/D converter.

• Linear error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000"←→"00 0000 0001") of a device and the full-scale transition point ("11 1111 1110"←→"11 1111 1111"), compared with the actual conversion values obtained.


• Differential linear error (Unit : LSB)

The deviation from the theoretical input voltage required to produce a change of 1 LSB in output code.

• Total error (Unit : LSB)

The difference between theoretical conversion value and actual conversion value.







### (5) Precautionary Information

• Input Impedance of Analog Input Pins

The A/D converter has a sample & hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 8 instruction cycles following the start of A/D conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to 10 k $\Omega$  or less.





### About error

The smaller the absolute value IAVR - AVssl is, the greater the relative error becomes.


6. Flash MemoryFlash memory programming/erase characteristics


	Doromotor	Conditions		Value		Unit	Remarks
Parameter		Conditions	Min	Тур	Max		
Sector erase time	Per 1 sector, Constant value inde- pendent with sector ca- pacitance	T <sub>A</sub> = +25 °C,	_	1	15	s	*
Program- ming time	Per 1 byte	Vcc = 3.3 V	_	8	3600	μs	
Chip erase tir	ne		_	5	_	S	*
Program/Erase cycle		_	10000	_	_	cycle	

<sup>\*:</sup> Excludes internal programming time before erase.


### **■ EXAMPLE CHARACTERISTICS**

### (1) Power Supply Current (External Clock)







### (2) "H" Level Input Voltage/ "L" Level Input Voltage (CMOS Input)



### (3) "H" Level Input Voltage / "L" Level Input Voltage (Hysteresis Input)





## ■ MASK OPTIONS


No	Part number	MB89537 MB89537C MB89538 MB89538C	MB89F538L-101 MB89F538L-201	MB89P538-101 MB89P538-201	MB89PV530-101 MB89PV530-201
	Method of specification	Specify at time of mask order	Setting not possible	Setting not possible	Setting not possible
1	Main clock Select oscillator stabilization wait period  (FcH * = 10 MHz) approx.2 <sup>14</sup> /FcH *  (approx.1.6 ms) approx.2 <sup>17</sup> /FcH *  (approx.13.1 ms) approx.2 <sup>18</sup> /FcH *  (approx.26.2 ms)	Selection available	2 <sup>18</sup> /F <sub>CH</sub> * (approx. 26.2 ms)	2 <sup>18</sup> /F <sub>сн</sub> * (approx. 26.2 ms)	2 <sup>18</sup> /F <sub>сн</sub> * (approx. 26.2 ms)
2	Clock mode selection • 2-system clock mode • 1-system clock mode	Selection available	101 : 1-system clock mode     201 : 2-system clock mode		


<sup>\*:</sup> Fch: Main clock frequency

## **■** ORDERING INFORMATION


Part number	Package	Remarks
MB89537P MB89537CP MB89538P MB89538CP MB89F538L-101P MB89F538L-201P MB89P538-101P MB89P538-201P	64-pin plastic SH-DIP DIP-64P-M01	MB89537P and MB89538P do not have I <sup>2</sup> C functions.
MB89537PF MB89537CPF MB89538PF MB89538CPF MB89F538L-101PF MB89F538L-201PF MB89P538-101PF MB89P538-201PF	64-pin plastic QFP FPT-64P-M06	MB89537PF and MB89538PF do not have I <sup>2</sup> C functions.
MB89537PFM MB89537CPFM MB89538PFM MB89538CPFM MB89F538L-101PFM MB89F538L-201PFM MB89P538-101PFM MB89P538-201PFM	64-pin plastic LQFP FPT-64P-M09	MB89537PFM and MB89538PFM do not have I <sup>2</sup> C functions.
MB89537PFV MB89537CPFV MB89538PFV MB89538CPFV	64-pin plastic LQFP FPT-64P-M03	MB89537PFV and MB89538PFV do not have I <sup>2</sup> C functions.
MB89537PV4 MB89537CPV4 MB89538PV4 MB89538CPV4 MB89F538L-101PV4 MB89F538L-201PV4	64-pin plastic BCC LCC-64P-M19	MB89537PV4 and MB89538PV4 do not have I <sup>2</sup> C functions.
MB89PV530C-101 MB89PV530C-201	64-pin ceramic MDIP MDP-64C-P02	
MB89PV530CF-101 MB89PV530CF-201	64-pin ceramic MQFP MQP-64C-P01	


### **■ PACKAGE DIMENSIONS**







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

64-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	12 × 12 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LQFP64-12×12-0.65
(FPT-64P-M09)		




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

64-pin ceramic MDIP	Lead pitch	1.778mm (70mil)
	Row spacing	15.24mm (750mil)
	Motherboard material	Ceramic
	Mounted packing material	Plastic
(MDP-64C-P02)		




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html


64-pin ceramic MQFP	Lead pitch	1.00 mm
	Lead shape	Straight
	Motherboard material	Ceramic
	Mounted package material	Plastic
(MQP-64C-P01)		



Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

### (Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
5	■ MODEL DIFFERENCES AND SELECTION CONSIDERATIONS	For part number MB89537/537C and MB89538/538C with LCC-64P-M19 package, changes are as follows : $X \rightarrow \text{O}$
		Deleted the row LCC-64P-M16
		Deleted the table footnote"*: Only for ES"
10	■ PIN ASSIGNMENTS	Deleted the "(LCC-64P-M16) *4" "*4 : Only for ES"
13	■ PIN DESCRIPTIONS	Changed as follows in the section MB89P538, the pin name C: $V_{\text{SS}} \text{ is fixed.} \rightarrow \\ \text{If "Available" is selected for the stepdown circuit stabilization time, $V_{\text{CC}}$ is fixed.} \\ \text{If "Unavailable" is selected for the step-down circuit stabilization time, $V_{\text{SS}}$ is fixed.} \\$
		Changed the table footnote : *6 : LCC-64P-M19/M16 $\rightarrow$ * 6 : LCC-64P-M19
18	■ HANDLING DEVICES  9. Details on Handling C Terminal of MB89530 Series	Changed in the figure : $(2^{19}/\text{Fch}) \rightarrow (2^{19}/\text{Fch}) + (2^{18}/\text{Fch})$
20	■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538 6. ROM Programmer Adaptor and Recommended ROM Programmers	Changed in the Recommended Programmer Manufacturer and Model : Ando Electric Co. Ltd. → Flash Support Group, Inc.
21	■ ONE-TIME WRITING SPECIFICATIONS WITH	Deleted the row LCC-64P-M16
	PROM AND EPROM MICROCONTROLLERS  • ROM writer adapters	Deleted the table footnote "*2 : Only for ES"
24	■ BLOCK DIAGRAM	Changed in the diagram : $X1 \leftarrow \rightarrow X1 \leftarrow \rightarrow MOD2^{*1}$ , $C$ , $Vcc \rightarrow MOD2^{*1}$ , $Vcc$
34 to 36	<ul> <li>■ ELECTRICAL CHARACTERISTICS</li> <li>2. Recommended Operating Conditions</li> <li>• Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C)</li> <li>• Operating voltage vs. operating frequency (MB89F538L)</li> <li>• Operating voltage vs. operating frequency (MB89P538/MB89PV530)</li> </ul>	Changed in the figure : (at instruction cycle = 4/Fc) $\rightarrow$ (at instruction cycle = 4/FcH)
40	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics	Changed the input clock pulse width : Рwнн → РwнL
41	(3) Clock Timing Standards	Changed in the X0A, X1A timing and application conditions : $P_{\text{WLH}} \rightarrow P_{\text{WHL}}$
		Added "Rd" in the Clock application conditions

## (Continued)

Page	Section	Change Results	
53	■ EXAMPLE CHARACTERISTICS  (4) A/D Converter Characteristic Example	Changed in the figure : Fc = 10 MHz → FcH = 10 MHz	
55	■ ORDERING INFORMATION	Added the following part numbers and remarks in the row of LCC-64P-M19: Part number: MB89537PV4, MB89537CPV4, MB89538PV4, MB89538CPV4 Remarks: MB89537PV4 and MB89538PV4 do not have I2C functions.	
		Deleted the row LCC-64P-M16	
		Deleted the table footnote "* : Only for ES"	
62	■ PACKAGE DIMENSIONS	Deleted the 64-pin, Plastic BCC (LCC-64P-M16)	

The vertical lines marked in the left side of the page show the changes.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

## **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.